# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



# MITSUBISHI MICROCOMPUTERS

# 38C8 Group

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### **DESCRIPTION**

The 38C8 group is the 8-bit microcomputer based on the 740 family core technology.

The 38C8 group has a LCD drive control circuit (bias control, time sharing control), a 10-bit A-D converter, and a Serial I/O as additional functions

The various microcomputers in the 38C8 group include variations of internal memory type and packaging. For details, refer to the section on part numbering.

### **FEATURES**

● A-D converter (32 kHz operating available) ... 10-bit X 8 channels

●LCD drive control circuit
Bias 1/5, 1/7
Duty
Common output
Segment output
● Main clock generating circuit (RC oscillation selectable)
(connect to external ceramic resonator or resistor)
● Sub-clock generating circuit
(connect to external quartz-crystal oscilaltor)
●Power source voltage
In high-speed mode4.0 to 5.5 V
In middle-speed mode2.2 to 5.5 V
In low-speed mode2.2 to 5.5 V
● Power dissipation
In high-speed mode30 mW
(at 8 MHz oscillation frequency, at 5 V power source voltage)
In low-speed mode60 μW
(at 32 kHz oscillation frequency, at 3 V power source voltage, at
WIT state, at voltage multiplier operating, LCD drive waveform
generating state)
●Operating temperature range – 20 to 85°C

### **APPLICATIONS**

Dot-matrix-type LCD displays






Fig. 1 M38C89MF-XXXFP pin configuration

6 COM<sub>0</sub>
5 COM<sub>1</sub>
4 COM<sub>2</sub>
3 COM<sub>3</sub>
2 COM<sub>4</sub>

● COM4
● COM5
● COM6
● COM6
● SEG/COM16
● SEG/COM17
● SEG/COM18
● SEG/COM20
● SEG/COM20
● SEG/COM20
● SEG/COM22
● SEG/COM23
● SEG/COM23
● SEG/COM23
● SEG/COM23
● SEG/COM23

→ ③ SEG11 → ③ SEG12

►®SEG55 ►®SEG56 **▶**®SEG57

● SEG57 ● SEG58 ● SEG59 ● SEG60/COM31 ● SEG61/COM30 ● SEG62/COM29 ● SEG63/COM28

● SEG63/COM26 ● SEG64/COM27 ● SEG65/COM26 ● SEG66/COM25 ● SEG667/COM24 ● COM15 ● COM14 ● COM13 ● COM12

→ (iii) COM12 → (iii) COM10 → (iii) COM9 → (iii) COM8

LCD

controller

C1 C2 C3 VL1 VL2 VL3 VL4 VL5



Vss Vss

ROM

Timer

Timer 1 (8)

Timer X (16)

\* \* \* \* \* \* \*

\* \* \* \* \* \* \* \*

I/O port P2

Timer 2 (8)

Timer 3 (8)

RAM

LCD RAM

(240 byte)

-69--(8)-

Data bus

A-D converter (10)

P1 (8)

**AAAAAA** 

\*\*\*\*\*

I/O port P1


P0 (8)

\* \* \* \* \* \* \* \*


\*\*\*\*\*

I/O port P0

Vcc



Serial I/O (8)



Α

Χ

Υ

S

PCL

PS

РСн

NTo, INT1

P3 (4)

AAAA

\* \* \* \*

I/O port P3

P4 (7)

\*\*\*\*

\*\*\*\*

I/O port P4





### **PIN DESCRIPTION**

### Table 1 Pin description

Pin	Name	Function	Function except a port function			
Vcc, Vss	Power source	• Apply voltage of 4.0–5.5 V to Vcc, and 0 V to Vss. (at high-speed mode)				
RESET	Reset input	Reset input pin for active "L."				
XIN	Clock input	Input and output pins for the main clock generating circuit.     Feedback resistor is built in between XIN pin and XOUT pin.  Connected accomplished process of the control of the co				
Хоит	Clock output	<ul> <li>Connect a ceramic resonator or a quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency.</li> <li>If an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open.</li> </ul>				
OSCSEL	RC oscillation select	• This pin determines the oscillation between XIN and XOUT. The oscillation method can be selected from either by an oscillator or by a resistor.				
XCIN	Sub-clock input	Input and output pins for sub-clock generating circuit. (Con				
Хсоит	Sub-clock output	XCIN and XCOUT pins to set the oscillation frequency. The cl directly.)	ock generated the externals cannot be input			
VLIN	Power source input for LCD	Reference voltage input pin for LCD.     The input voltage to this pin is boosted threefold by voltage.	e multiplier.			
VL1 – VL5	LCD power source	LCD drive power source pins.				
COM <sub>0</sub> – COM <sub>15</sub>	Common output	LCD common output pins.				
SEG <sub>0</sub> /COM <sub>16</sub> - SEG <sub>7</sub> /COM <sub>23</sub> ,	Segment output/ Common output	LCD segment/common output pins.				
SEG60COM31- SEG67/COM24						
SEG8-SEG59	Segment output	LCD segment output pins.				
P00-P07	I/O port P0	• 8-bit I/O port.				
P14-P17	I/O port P1	CMOS compatible input level.				
P10/AIN4- P13/AIN7		CMOS 3-state output structure.	A-D converter analog input pin			
P20-P27	I/O port P2		Key-on wake-up interrupt input pin			
P30/AIN0 – P33/AIN3	I/O port P3	4-bit I/O port.     CMOS compatible input level.     CMOS 3-state output structure.	A-D converter analog input pin			
P40/INT0	Input port P4	1-bit input port.     CMOS compatible input level.	External interrupt pin			
P41/INT1/ADT	I/O port P4	7-bit I/O port.     CMOS compatible input level.	External interrupt pin     A-D trigger input pin			
P42/CNTR0/ BEEP+, P43/CNTR1/ BEEP-		CMOS 3-state output structure.     I/O direction register allows each pin to be individually programmed as either input or output.	•Timer function I/O pin			
P44/RxD, P45/TxD, P46/ <u>SCLK,</u> P47/SRDY			Serial I/O I/O pin			
C1, C2, C3	Voltage multiplier	External capacitor connect pins for a voltage multiplier of L	CD.			
Vss (NC), NC		Non-function pins. Leave the Vss (NC) pin open.				



### **PART NUMBERING**




Fig. 3 Part numbering

### **GROUP EXPANSION**

**Packages** 

Mitsubishi plans to expand the 38C8 group as follows.

144P6Q-A ...... 0.5 mm-pitch plastic molded QFP

### **Memory Type**

Support for mask ROM and One Time PROM versions

### **Memory Size**

ROM/PROM size 60 K bytes
RAM size 2048 bytes




Fig. 4 Memory expansion plan

Currently products are listed below.

### Table 2 List of products

Product name	(P) ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38C89MF-XXXFP	61440 (61310)	2048	144P6Q-A	Mask ROM version
M38C89EFFP	61440 (61310)	2048	144P6Q-A	One Time PROM version



# FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

The 38C8 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The STP, WIT, MUL, and DIV instruction can be used.

### [Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

### [Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

### [Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

### [Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts.

The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116".

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 6.

Store registers other than those described in Figure 6 with program when the user needs them during interrupts or subroutine calls.

### [Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig. 5 740 Family CPU register structure






Fig. 6 Register push and pop at interrupt generation and subroutine call

Table 3 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

### [Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag , Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

### •Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

### •Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

### •Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

### •Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

### •Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".

### •Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

### •Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

### •Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 4 Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	-	SEI	SED	_	SET	_	_
Clear instruction	CLC	_	CLI	CLD	-	CLT	CLV	_



### [CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the internal system clock selection bit.

The CPU mode register is allocated at address 003B16.




Fig. 7 Structure of CPU mode register

### MEMORY Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

### **RAM**

RAM is used for data storage and for stack area of subroutine calls and interrupts.

### ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

### **Interrupt Vector Area**

The interrupt vector area contains reset and interrupt vectors.

### **Zero Page**

Access to this area with only 2 bytes is possible in the zero page addressing mode.

### **Special Page**

Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 8 Memory map diagram

## 38C8 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

0000 <sub>16</sub> Port P0 (P0)	0020 <sub>16</sub> Timer X (low-order) (TXL)
0001 <sub>16</sub> Port P0 direction register (P0D)	0021 <sub>16</sub> Timer X (high-order) (TXH)
0002 <sub>16</sub> Port P1 (P1)	0022 <sub>16</sub> Timer Y (low-order) (TYL)
0003 <sub>16</sub> Port P1 direction register (P1D)	0023 <sub>16</sub> Timer Y (high-order) (TYH)
0004 <sub>16</sub> Port P2 (P2)	0024 <sub>16</sub> Timer 1 (T1)
0005 <sub>16</sub> Port P2 direction register (P2D)	0025 <sub>16</sub> Timer 2 (T2)
000616 Port P3 (P3)	0026 <sub>16</sub> Timer 3 (T3)
0007 <sub>16</sub> Port P3 direction register (P3D)	0027 <sub>16</sub> Timer X mode register (TXM)
0008 <sub>16</sub> Port P4 (P4)	0028 <sub>16</sub> Timer Y mode register (TYM)
0009 <sub>16</sub> Port P4 direction register (P4D)	0029 <sub>16</sub> Timer 123 mode register (T123M)
000A16	002A <sub>16</sub>
000B16	002B <sub>16</sub>
000C16	002C16
000D16	002D <sub>16</sub>
000E16	002E <sub>16</sub>
000F16	002F16
001016	003016
001116	0031 <sub>16</sub> A-D control register (ADCON)
001216	0032 <sub>16</sub> A-D conversion register (low-order) (ADL)
001316	003316 A-D conversion register (high-order) (ADH)
001416	003416
001516	003516
0016 <sub>16</sub> PULL register A (PULLA)	003616
0017 <sub>16</sub> PULL register B (PULLB)	0037 <sub>16</sub> LCD control register 1 (LC1)
0018 <sub>16</sub> Transmit/Receive buffer register (TB/RB)	003816 LCD control register 2 (LC2)
0019 <sub>16</sub> Serial I/O status register (SIOSTS)	0039 <sub>16</sub> LCD mode register (LM)
001A <sub>16</sub> Serial I/O control register (SIOCON)	003A <sub>16</sub> Interrupt edge selection register (INTEDGE)
001B <sub>16</sub> UART control register (UARTCON)	003B <sub>16</sub> CPU mode register (CPUM)
001C <sub>16</sub> Baud rate generator (BRG)	003C <sub>16</sub> Interrupt request register 1 (IREQ1)
001D16	003D <sub>16</sub> Interrupt request register 2 (IREQ2)
001E <sub>16</sub>	003E <sub>16</sub> Interrupt control register 1 (ICON1)
001F <sub>16</sub>	003F <sub>16</sub> Interrupt control register 2 (ICON2)

Fig. 9 Memory map of special function register (SFR)



# I/O PORTS [Direction Registers]

The I/O ports P0–P3 and P41–P47 have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

### **Pull-up Control**

By setting the PULL register A (address 001616) or the PULL register B (address 001716), ports P0 to P4 except for port P40 can control pull-up with a program.

However, the contents of PULL register A and PULL register B do not affect ports programmed as the output ports.




Fig. 10 Structure of PULL register A and PULL register B

# 38C8 Group

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### Table 5 List of I/O port function

Pin	Name	Input/Output	I/O format	Non-port function	Related SFRs	Ref. No.
P00-P07	Port P0	Input/Output,	CMOS compatible input		PULL register A	(1)
P10/AIN4- P13/AIN7	Port P1	individual bits	dual bits level CMOS 3-state output	A-D converter input	PULL register A A-D control register	(2)
P14-P17					PULL register A	(1)
P20-P27	Port P2	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	Key input (key-on wake-up) interrupt in- put	PULL register A Interrupt control register 2	(1)
P30/AIN0- P33/AIN3	Port P3	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	A-D converter input	PULL register A A-D control register	(2)
P40/INTo	Port P4	Input	CMOS compatible input level	External interrupt input	PULL register B Interrupt edge select	(3)
P41/INT1/ADT		Input/Output,	CMOS compatible input		register	(1)
P42/CNTR0/ BEEP+		individual bits	level CMOS 3-state output	Timer X function I/O	PULL register B Timer X mode register	(4)
P43/CNTR1/ BEEP-				Timer Y function I/O	PULL register B Timer Y mode register	(5)
P44/RxD				Serial I/O funtion	PULL register B	(6)
P45/TxD				I/O	Serial I/O control register	(7)
P46/SCLK					Serial I/O status register	(8)
P47/SRDY					UART control register	(9)
COM0–COM7, COM8–COM15	Common	Output	LCD common output		LCD mode register	
SEG0/COM16- SEG7/COM23,	Segment/ Common		LCD segment output LCD common ouput			
SEG60/COM31- SEG67/COM24						
SEG8-SEG59	Segment		LCD segment output			






Fig. 11 Port block diagram (1)




Fig. 12 Port block diagram (2)

### **INTERRUPTS**

Interrupts occur by fourteen sources: five external, eight internal, and one software.

### **Interrupt Control**

Each interrupt except the BRK instruction interrupt have both an interrupt request bit and an interrupt enable bit, and is controlled by the interrupt disable flag. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software. The BRK instruction interrupt and reset cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt and reset. If several interrupts requests occurs at the same time the interrupt with highest priority is accepted first.

### Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

- The contents of the program counter and processor status register are automatically pushed onto the stack.
- The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- 3. The interrupt jump destination address is read from the vector table into the program counter.

### ■Notes on interrupts

When setting the followings, the interrupt request bit may be set to  $^{"4"}$ 

•When setting external interrupt active edge

Related register: Interrupt edge selection register (address 3A<sub>16</sub>)

Timer X mode register (address 2716)

Timer Y mode register (address 2816)

 When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated Related register: A-D control register (address 3116)

When not requiring for the interrupt occurrence synchronized with these setting, take the following sequence.

- ①Set the corresponding interrupt enable bit to "0" (disabled).
- ②Set the interrupt edge select bit (active edge switch bit) or the interrupt source select bit to "1".
- Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- Set the corresponding interrupt enable bit to "1" (enabled).

Table 6 Interrupt vector addresses and priority

Interrupt Course	Priority	Vector Addres	sses (Note 1)	Interrupt Request	Remarks
Interrupt Source	Phonity	High	Low	Generating Conditions	Remarks
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable
INT <sub>0</sub>	2	FFFB16	FFFA <sub>16</sub>	At detection of either rising or falling edge of INTo intput	External interrupt (active edge selectable)
INT <sub>1</sub>	3	FFF916	FFF816	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
Serial I/O reception	4	FFF716	FFF616	At completion of serial I/O data reception	Valid when serial I/O is selected
Serial I/O transmission	5	FFF516	FFF416	At completion of serial I/O transmission shift or when transmission buffer is empty	Valid when serial I/O is selected
Timer X	6	FFF316	FFF216	At timer X underflow	
Timer Y	7	FFF116	FFF016	At timer Y underflow	
Timer 2	8	FFEF16	FFEE16	At timer 2 underflow	
Timer 3	9	FFED16	FFEC16	At timer 3 underflow	
CNTR <sub>0</sub>	10	FFEB16	FFEA <sub>16</sub>	At detection of either rising or falling edge of CNTRo input	External interrupt (active edge selectable)
CNTR <sub>1</sub>	11	FFE916	FFE816	At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)
Timer 1	12	FFE716	FFE616	At timer 1 underflow	
Key input (Key- on wake-up)	13	FFE116	FFE016	At falling of port P2 (at input) input logical level AND	External interrupt (falling valid)
A-D conversion	14	FFDF16	FFDE16	At completion of A-D conversion	Valid when A-D conversion interrupt is selected
BRK instruction	15	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

Notes 1: Vector addresses contain interrupt jump destination addresses.

 ${\bf 2:}\ \mbox{Reset}$  function in the same way as an interrupt with the highest priority.






Fig. 13 Interrupt control




Fig. 14 Structure of interrupt-related registers



### **Key Input Interrupt (Key-on Wake-Up)**

A key input interrupt request is generated by applying "L" level to any pin of port P2 that have been set to input mode. In other words, it is generated when AND of input level goes from "1" to "0". An example of using a key input interrupt is shown in Figure 15, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P20–P23.




Fig. 15 Connection example when using key input interrupt and port P2 block diagram



### **TIMERS**

The 38C8 group has five timers: timer X, timer Y, timer 1, timer 2, and timer 3. Timer X and timer Y are 16-bit timers, and timer 1, timer 2, and timer 3 are 8-bit timers.

All timers are down count timers. When the timer reaches "0016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer

is set to "1".

Read and write operation on 16-bit timer must be performed for both high and low-order bytes. When reading a 16-bit timer, read the high-order byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.




Fig. 16 Timer block diagram



### Timer X

Timer X is a 16-bit timer that can be selected in one of four modes and can be controlled the timer X write by setting the timer X mode register.

### (1) Timer Mode

When the timer X count source selection bit is "0", the timer counts f(XIN)/16 (or f(XCIN)/16 in low-speed mode). When it is "1", the timer counts f(XIN).

### (2) Buzzer Output Mode

When the timer X count source selection bit is "0", the timer counts f(XCIN). When it is "1", the timer counts f(XIN).

Each time the timer underflows, a signal output from the BEEP+ pin is inverted. When the BEEP- valid bit is "1", the opposite phase of BEEP+ signal is output from the BEEP- pin. When using the BEEP+ pin and the BEEP- pin, set ports shared with these pins to output.

### (3) Event Counter Mode

The timer counts signals input through the CNTRo pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the port shared with the CNTR<sub>0</sub> pin to input.

### (4) Pulse Width Measurement Mode

When the timer X count source selection bit is "0", the count source is f(XIN)/16 (or f(XCIN)/16 in low-speed mode). When it is "1", the count source is f(XIN).

If CNTR0 active edge switch bit is "0", the timer counts while the input signal of CNTR0 pin is at "H". If it is "1", the timer counts while the input signal of CNTR0 pin is at "L". When using a timer in this mode, set the port shared with the CNTR0 pin to input.

### ●Timer X write control

If the timer X write control bit is "0", when the value is written in the address of timer X, the value is loaded in the timer X and the latch at the same time.

If the timer X write control bit is "1", when the value is written in the address of timer X, the value is loaded only in the latch. The value in the latch is loaded in timer X after timer X underflows.

If the value is written in latch only, unexpected value may be set in the high-order counter when the writing in high-order latch and the underflow of timer X are performed at the same timing.

### ■Notes on CNTR<sub>0</sub> interrupt active edge selection

CNTRo interrupt active edge depends on the CNTRo active edge switch bit.




Fig. 17 Structure of timer X mode register



### Timer Y

Timer Y is a 16-bit timer that can be selected in one of four modes.

### (1) Timer Mode

The timer counts f(XIN)/16 (or f(XCIN)/16 in low-speed mode).

### (2) Period Measurement Mode

CNTR1 interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting down. Except for the abovementioned, the operation in period measurement mode is the same as in timer mode.

The timer value just before the reloading at rising/falling of CNTR1 pin input signal is retained until the timer Y is read once after the reload

The rising/falling timing of CNTR1 pin input signal is found by CNTR1 interrupt. When using a timer in this mode, set the port shared with the CNTR1 pin to input.

### (3) Event Counter Mode

The timer counts signals input through the CNTR1 pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the port shared with the CNTR1 pin to input.

# (4) Pulse Width HL Continuously Measurement Mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the port shared with the CNTR1 pin to input.

### ■Notes on CNTR1 interrupt active edge selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in the pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.




Fig. 18 Structure of timer Y mode register



### Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8-bit timers. The count source for each timer can be selected by the timer 123 mode register. The timer latch value is not affected by a change of the count source. However, because changing the count source may cause an inadvertent count down of the timer. Therefore, rewrite the value of timer whenever the count source is changed.

### ●Timer 2 write control

If the timer 2 write control bit is "0", when the value is written in the address of timer 2, the value is loaded in the timer 2 and the latch at the same time.

If the timer 2 write control bit is "1", when the value is written in the address of timer 2, the value is loaded only in the latch. The value in the latch is loaded in timer 2 after timer 2 underflows.

### ■Notes on timer 1 to timer 3

When the count source of timer 1 to 3 is changed, the timer counting value may be changed large because a thin pulse is generated in count input of timer. If timer 1 output is selected as the count source of timer 2 or timer 3, when timer 1 is written, the counting value of timer 2 or timer 3 may be changed large because a thin pulse is generated in timer 1 output.

Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3.




Fig. 19 Structure of timer 123 mode register

### SERIAL I/O

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation.

### (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O can be selected by setting the mode selection bit of the serial I/O control register to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer registers.




Fig. 20 Block diagram of clock synchronous serial I/O




Fig. 21 Operation of clock synchronous serial I/O function



### (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer register,

but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.

The transmit buffer can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 22 Block diagram of UART serial I/O




Fig. 23 Operation of UART serial I/O function

# [Transmit Buffer/Receive Buffer Register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer register is write-only and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is "0".

### [Serial I/O Status Register (SIOSTS)] 001916

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE. Writing "0" to the serial I/O enable bit (SIOE) also clears all the status flags, including the error flags.

All bits of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift register shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

### [Serial I/O Control Register (SIOCON)] 001A16

The serial I/O control register contains eight control bits for the serial I/O function.

### [UART Control Register (UARTCON)] 001B16

This is a 5 bit register containing four control bits, which are valid when UART is selected and set the data format of an data receiver/ transfer, and one control bit, which is always valid and sets the output structure of the P45/TXD pin.

### [Baud Rate Generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.

### ■Notes on serial I/O

When setting the transmit enable bit to "1", the serial I/O transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.

- ①Set the serial I/O transmit interrupt enable bit to "0" (disabled).
- ②Set the transmit enable bit to "1".
- Set the serial I/O transmit interrupt request bit to "0" after 1 or more instructions have been executed.






Fig. 24 Structure of serial I/O control registers

### A-D CONVERTER [A-D Conversion Registers (ADL, ADH)] 003216, 003316

The A-D conversion registers are read-only registers that contain the result of an A-D conversion. During A-D conversion, do not read these registers.

### [A-D Control Register (ADCON)] 003116

The A-D control register controls the A-D conversion process. Bits 0 to 2 are analog input pin selection bits. Bit 3 is an A-D conversion completion bit and "0" during A-D conversion, then changes to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion. When bit 5, which is the A-D external trigger valid bit, is set to "1", A-D conversion is started even by a rising edge or falling edge of an ADT input.

### **Comparator and Control Circuit**

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to "1".

Because the comparator consists of a capacitor coupling, a deficient conversion speed may cause lack of electric charge and make the conversion accuracy worse. When A-D conversion is performed, set f(XIN) to at least 500 kHz.

When both bit 5 and bit 4 of the CPU mode register are set to "1", A-D conversion is performed by using the built-in self-oscillation circuit.

### **Trigger Start**

When using the A-D external trigger, set the port shared with the ADT pin to input. The polarity of INT1 interrupt edge also applies to the A-D external trigger. When the INT1 interrupt edge polarity is switched after an external trigger is validated, an A-D conversion may be started.

### Resistor ladder

The resistor ladder outputs the comparison voltage by dividing the voltage between VDD and Vss by resistance.

### **Channel Selector**

The channel selector selects one of the ports P33/AIN3–P30/AIN0 and ports P10/AIN4–P13/AIN7, and inputs it to the comparator.




Fig. 25 Structure of A-D control register




Fig. 26 A-D converter block diagram



### LCD CONTROLLER/DRIVER

The 38C8 group has the built-in Liquid Crystal Display (LCD) controller/driver consisting of the following.

- ●240-byte LCD display RAM
- ●52 or 68 segment driver
- ●16 or 32 common driver
- ●LCD clock generator
- Timing controller

- Bias controller
- Voltage multiplier
- ●LCD mode register
- ●LCD control registers 1, 2

A maximum of 68 segment output pins and 32 common output pins can be used for control of external LCD display.




Fig. 27 Block diagram of LCD controller/driver

### LCD Controller/Driver Function

The controller/driver performs the bias control and the time sharing control by the LCD control registers 1, 2 (LC1, LC2), and the LCD mode register (LM). The data of corresponding LCDRAM is output from the segment pins according to the output timing of the common pins.

The 38C8 group has the voltage multiplier only for LCD in addition to LCD controller/driver .

### [LCD mode register (LM)] 003916

The LCD mode register is used for setting the LCD controller/driver according to the LCD panel used.

### [LCD control register 1 (LC1)] 003716

The LCD control register 1 controls the voltage multiplier and built-in resistance.

### [LCD control register 2 (LC2)] 003816

The LCD control register 2 is write-only. Setting "1" to bit 5 makes built-in resistance low resistance, and can raise drivability of the segment pins and the common pins.

Table 7 Maximum number of display pixels at each duty ratio

Duty ratio	Maximum number of display pixel			
16	16 X 68 dots			
'0	(5 X 7 dots + cursor 2 lines)			
32	32 X 52 dots			
32	(5 X 7 dots + cursor 4 lines)			

**Note:** When executing the STP instruction while operating LCD, execute the STP instruction after prohibiting LCD (set "0" to bit 3 of the LCD mode regsiter).




Fig. 28 Structure of LCD control register



### **Bias Control**

In the LCD power source pins (VL1–VL5), 1/7 bias is automatically generated in 32 duty ratio and 1/5 bias is done in 16 duty ratio as well. Be sure to connect the capacitor for smoothness to these pins. When requiring 1/5 bias in 32 duty ratio, use an external resistor to generate a necessary level. In this case the drivability selection bit 1 of LCD control register 1 must be "1".

Table 8 Bias control and applied voltage to VL1-VL5

Bias value	Voltage value		
	VL5 = VLCD		
1/7 bias	VL4 = 6/7 VLCD		
in 32 duty ratio	VL3 = 5/7 VLCD		
iii 32 duly fallo	VL2 = 2/7 VLCD		
	VL1 = 1/7 VLCD		
	VL5 = VLCD		
	VL4 = 4/5 VLCD		
1/5 bias	VL3 = 3/5 VLCD		
in 16 duty ratio	VL2 = 2/5 VLCD		
	VL1 = 1/5 VLCD		

**Note:** VLCD is a value which can be supplied to the LCD panel. Set value which is less than maximum ratings to VLCD.

### **Voltage Multiplier**

When the voltage multiplier is operated after a reference voltage for boosting is applied to LCD power supply VLIN, a voltage that is approximately three times as large as that of VLIN pin occurs at the VL5 pin. Operate the voltage multiplier after applying a reference voltage for boosting to VLIN.

The voltage multiplier multiplies a VLIN voltage by charge/discharge of capacitors between C1 and C2 pins and to C3 pin. Accordingly, if a large LCD panel is driven or a vias value is changed owing to an external resistor, a level from VL5 pin might be not a requested level. To prevent this, we recommend use of an external power source which can supply stabilized power.

Additionally, when using the voltage multiplier, set a higher resistor value (the sum of R1 to R5) as possible (100 k $\Omega$  or more recommended).




Fig. 29 Example of circuit at each bias

### **Common Pin and Duty Ratio Control**

The common pins (COMo-COM31) to be used are determined by duty ratio.

Select duty ratio by the duty ratio selection bit (bit 0 of the LCD mode register).

Table 9 Duty ratio control and common pins used

Duty ratio	Duty ratio selection bit	Common pins used
16	0	COM0-COM15 (Note)
32	1	COM0-COM31

Note: The SEGo/COM16-SEG7/COM23 pins are used as the SEGo-SEG7.
The SEG67/COM24-SEG60/COM31 pins are used as the SEG67-SEG60.

### **LCD Display RAM**

When LCD display RAM address selection bit is "0", the area of addresses 034016 to 042F16 is the designated RAM for the LCD display. When the bit is "1", the area of addresses 004016 to 012F16 is the designated RAM for it. When "1"s are written to these addresses, the corresponding segments of the LCD display panel are turned on.

### **LCD Drive Timing**

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

Frame frequency = 
$$\frac{f(LCDCK)}{(duty ratio)}$$




Fig. 30 LCD display RAM map






Fig. 31 LCD drive waveform (16 duty ratio, 1/5 bias, A type)






Fig. 32 LCD drive waveform (32 duty ratio, 1/7 bias, B type)



### **RESET CIRCUIT**

To reset the microcomputer,  $\overline{RESET}$  pin should be held at an "L" level for 2 µs or more. Then the  $\overline{RESET}$  pin is returned to an "H" level (the power source voltage should be between Vcc (min.) and 5.5 V, and the quartz-crystal oscillator should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.2Vcc when a power source voltage passes Vcc (min.).




Fig. 33 Reset circuit example




Fig. 34 Reset sequence



# 38C8 Group

# SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

	Address Register conte	nto.	Address	Pogistor contents
(4) Dowt DO disportion register		$\overline{}$		Register contents
(1) Port P0 direction register	000116 0016	(21) A-D control re	egister 0031 <sub>16</sub>	0816
(2) Port P1 direction register	000316 0016	(22) A-D conversion (low-order)	on register 0032 <sub>16</sub>	XX16
(3) Port P2 direction register	000516 0016	(23) A-D conversion (high-order)	on register 0033 <sub>16</sub>	XX16
(4) Port P3 direction register	000716 0016	(24) LCD control r	egister 1 0037 <sub>16</sub>	0016
(5) Port P4 direction register	000916 0016	(25) LCD control r	register 2 0038 <sub>16</sub>	0016
(6) PULL register A	001616 0016	(26) LCD mode re	gister 0039 <sub>16</sub>	0316
(7) PULL register B	001716 0016	(27) Interrupt edge	e selection register 003A <sub>16</sub>	0016
(8) Serial I/O status register	001916 8016	(28) CPU mode re	egister 003B <sub>16</sub>	4C16
(9) Serial I/O control register	001A16 0016	(29) Interrupt requ	uest register 1 003C <sub>16</sub>	0016
(10) UART control register	001B16 E016	(30) Interrupt requ	uest register 2 003D <sub>16</sub>	0016
(11) Timer X (low-order)	002016 FF16	(31) Interrupt cont	rol register 1 003E <sub>16</sub>	0016
(12) Timer X (high-order)	002116 FF16	(32) Interrupt cont	rol register 2 003F <sub>16</sub>	0016
(13) Timer Y (low-order)	002216 FF16	(33) Processor sta	atus register (PS)	$x \times x \times x \times 1 \times x$
(14) Timer Y (high-order)	002316 FF16	(34) Program coul	nter (PCH)	Contents of address FFFD16
(15) Timer 1	002416 FF16		(PCL)	Contents of address FFFC16
(16) Timer 2	002516 0116			
(17) Timer 3	002616 FF16			
(18) Timer X mode register	002716 0016			
(19) Timer Y mode register	002816 0016			
(20) Timer 123 mode register	002916 0016			
<b>Note:</b> The contents of all oth X: Undefined	ner register and RAM are und	efined after reset, so they mu	st be initialized by software	<b>}</b> .

Fig. 35 Internal status at reset

# **CLOCK GENERATING CIRCUIT**

The 38C8 group has two built-in oscillation circuits: main clock XIN-XOUT oscillation circuit and sub-clock XCIN-XCOUT oscillation circuit. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). RC oscillation is available for XIN-XOUT.

Immediately after reset is released, the XIN-XOUT oscillation circuit starts oscillating, and XCIN and XCOUT pins go to high impedance state.

# **Main Clock**

An oscillation circuit by a resonator can be formed by setting the OSCSEL pin is set to "L" level and connecting a resonator between XIN and XOUT. Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists onchip. To supply a clock signal externally, make the XOUT pin open in the "L" level state of the OSCSEL pin, and supply the clock from the XIN pin. The RC oscillation circuit can be formed by setting the OSCSEL pin to "H" level and connecting a resistor between the XIN pin and the XOUT pin. At this time, the feed-back resistor is cut off. The frequency of the RC oscillation changes owing to a parasitic capacitance or the wiring length etc. of the printed circuit board. Do not use the RC oscillation in the usage which the frequency accuracy of the main clock is needed.

# Sub-clock

Connect a resonator between XCIN and XCOUT. An external feed-back resistor is needed between XCIN and XCOUT since a feed-back resistor does not exist on-chip. The sub-clock XCIN-XCOUT oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external resonator to oscillate.

# Frequency Control (1) Middle-speed Mode

The internal clock  $\phi$  is the frequency of XIN divided by 8. After reset is released, this mode is selected.

# (2) High-speed Mode

The internal clock  $\phi$  is the frequency of XIN divided by 2.

# (3) Low-speed Mode

The internal clock  $\phi$  is the frequency of XCIN divided by 2.

A low-power consumption operation can be realized by stopping the main clock XIN in this mode. To stop the main clock, set bit 5 of the CPU mode register to "1". When the main clock XIN is restarted, set enough time for oscillation to stabilize by programming.

#### ■Notes on clock generating circuit

If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that f(XIN) > 3 - f(XCIN).

# Oscillation Control (1) Stop Mode

If the STP instruction is executed, the internal clock  $\phi$  stops at an "H" level, and XIN and XCIN oscillators stop. Timer 1 is set to "FF16" and timer 2 is set to "0116."

Either XIN divided by 16 or XCIN divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2. The bits except bit 4 of the timer 123 mode register are cleared to "0." Set the interrupt enable bits of timer 1 and timer 2 to disabled ("0") before executing the STP instruction.

Oscillator restarts at reset or when an external interrupt is received, but the internal clock  $\phi$  is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

# (2) Wait Mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at an "H" level. The states of XIN and XCIN are the same as the state before executing the WIT instruction. The internal clock  $\phi$  restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.




Fig. 36 RC oscillation circuit




Fig. 37 Resonator circuit






Fig. 38 Clock generating circuit block diagram




Fig. 39 State transitions of system clock

# NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

# Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

#### **Decimal Calculations**

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

#### **Timers**

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

# **Multiplication and Division Instructions**

- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.

#### Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

# Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the  $\overline{\mbox{SRDY}}$  signal, set the transmit enable bit, the receive enable bit, and the  $\overline{\mbox{SRDY}}$  output enable bit to "1". Serial I/O continues to output the final bit from the TxD pin after transmission is completed.

#### **A-D Converter**

The comparator is constructed linked to a capacitor. When the conversion speed is not enough, the conversion accuracy might be ruined by the disappearance of the charge. When A-D conversion is performed, set f(XIN) to at least 500 kHz.

When the following operations are performed, the A-D conversion operation cannot be guaranteed.

- •When the CPU mode register is operated during A-D conversion operation,
- •When the A-D control register is operated during A-D conversion operation.
- •When STP or WIT instruction is executed during A-D conversion operation.

# **Instruction Execution Time**

The instruction execution time is obtained by multiplying the frequency of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

#### LCD Control

When using the voltage multiplier, apply prescribed voltage to the VLIN pin in the state in which the LCD enable bit is "0", and set the voltage multiplier enable bit to "1".



# NOTES ON USE Countermeasures Against Noise

#### (1) Shortest wiring length

# ① Wiring for RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring (within 20mm).

#### Reason

The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 40 Wiring for the RESET pin

- ② Wiring for clock input/output pins
  - Make the length of wiring which is connected to clock I/O pins as short as possible.
  - Make the length of wiring (within 20 mm) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
  - Separate the Vss pattern only for oscillation from other Vss patterns.

# Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig. 41 Wiring for clock I/O pins

- (2) Connection of bypass capacitor across Vss line and Vcc line In order to stabilize the system operation and avoid the latch-up, connect an approximately 0.1  $\mu$ F bypass capacitor across the Vss line and the Vcc line as follows:
- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.




Fig. 42 Bypass capacitor across the Vss line and the Vcc line

#### (3) Oscillator concerns

In order to obtain the stabilized operation clock on the user system and its condition, contact the oscillator manufacturer and select the oscillator and oscillation circuit constants. Be careful especially when range of voltage or/and temperature is wide.

Also, take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

① Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

#### Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.

② Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

# Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig. 43 Wiring for a large current signal line/Wiring of signal lines where potential levels change frequently

# (4) Analog input

The analog input pin is connected to the capacitor of a comparator. Accordingly, sufficient accuracy may not be obtained by the charge/discharge current at the time of A-D conversion when the analog signal source of high-impedance is connected to an analog input pin. In order to obtain the A-D conversion result stabilized more, please lower the impedance of an analog signal source, or add the smoothing capacitor to an analog input pin.

#### (5) Difference of memory type and size

When Mask ROM and PROM version and memory size differ in one group, actual values such as an electrical characteristics, A-D conversion accuracy, and the amount of proof of noise incorrect operation may differ from the ideal values.

When these products are used switching, perform system evaluation for each product of every after confirming product specification.

#### (6) Wiring to VPP pin of One Time PROM version

Connect an approximately 5  $k\Omega$  resistor to the VPP pin the shortest possible in series.

Note: Even when a circuit which included an approximately 5 k $\Omega$  resistor is used in the Mask ROM version, the microcomputer operates correctly.

#### Reason

The VPP pin of the One Time PROM version is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the built-in PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.




Fig. 44 Wiring for the VPP pin of One Time PROM



# **DATA REQUIRED FOR MASK ORDERS**

The following are necessary when ordering a mask ROM production:

- 1. Mask ROM Order Confirmation Form\*
- 2. Mark Specification Form\*
- Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.

\*For the mask ROM confirmation and the mark specifications, refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom.maec.co.jp/indexe.htm).

# **ROM PROGRAMMING METHOD**

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter (PCA7447FP).

Table 10 Programming adapter

Package	Name of Programming Adapter
144P6Q-A	PCA7447FP

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 45 is recommended to verify programming.




Fig. 45 Programming and testing of One Time PROM version

# **ELECTRICAL CHARACTERISTICS**

Table 11 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 7.0	V
Vı	Input voltage P00–P07, P10–P17, P20–P27, P30–P33, P40–P47	All voltages are based on Vss. Output transistors	-0.3 to Vcc+0.3	V
Vı	Input voltage C1, C2	are cut off.	-0.3 to 7.0	V
Vı	Input voltage RESET, XIN, XCIN		-0.3 to Vcc+0.3	V
Vı	Input voltage VLIN	When voltage multiplier is not operated.	-0.3 to 7.0	V
Vı	Input voltage VL1, VL2, VL3, VL4, VL5	VL1≤VL2≤VL3≤VL4≤VL5	-0.3 to 7.0	V
Vo	Output voltage P00–P07, P10–P17, P20–P27, P30–P33, P41–P47		-0.3 to Vcc+0.3	V
Vo	Output voltage C1, C2, C3		-0.3 to 7.0	V
Vo	Output voltage COM0-COM31, SEG0-SEG67		-0.3 to VL5+0.3	V
Vo	Output voltage Xout, Xcout		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Table 12 Recommended operating conditions (Vcc = 2.2 to 5.5 V,  $Ta = -20 \text{ to } 85^{\circ}\text{C}$ , unless otherwise noted)

Symbol		Parameter			Limits		Unit	
Symbol		Fala	meter		Min.	Тур.	Max.	Offic
Vcc	Power source	High-speed mo	de f(XIN)	≤8 MHz	4.0	5.0	5.5	V
	voltage	Middle-speed n	node f(XII	N) ≤ 8 MHz	2.7	5.0	5.5	V
		Middle-speed n	node (ma	sk ROM version) f(XIN) ≤ 4 MHz	2.2	5.0	5.5	V
		Middle-speed n	node (On	e Time PROM version) f(XIN) ≤ 4 MHz	2.5	5.0	5.5	V
		Low-speed mod	de (mask	ROM version)	2.2	5.0	5.5	V
		Low-speed mod	de (One 1	Time PROM version)	2.5	5.0	5.5	V
Vss	Power source v	oltage				0		V
VLIN	Power source v	oltage \	/LIN				2.33	V
VL5	Power source v	oltage \	/L5				7.0	V
VIA	Analog input vo	Itage A	AIN0-AIN7		Vss		Vcc	V
VIH	"H" input voltage	e F	P00-P07,	P10-P17, P45, P47	0.7Vcc		Vcc	V
VIH	"H" input voltage	e F	P20-P27,	P30-P33, P40-P43, P44, P46	0.8Vcc		Vcc	V
VIH	"H" input voltage	e F	RESET		0.8Vcc		Vcc	V
VIH	"H" input voltage	e >	KIN		0.8Vcc		Vcc	V
VIL	"L" input voltage	e F	P00-P07,	P10-P17, P45, P47	Vss		0.3Vcc	V
VIL	"L" input voltage	e F	P20-P27,	P30-P33, P40-P43, P44, P46	Vss		0.2Vcc	V
VIL	"L" input voltage	e F	RESET		Vss		0.2Vcc	V
VIL	"L" input voltage	· >	KIN		Vss		0.2Vcc	V
ΣIOH(peak)	"H" total peak or	utput current A	All ports	(Note 1)			-60.0	mA
ΣIOL(peak)	"L" total peak ou	utput current A	All ports	(Note 1)			60.0	mA
$\Sigma$ IOH(avg)	"H" total average	e output current A	All ports	(Note 2)			-30.0	mA
ΣIOL(avg)	"L" total average	e output current A	All ports	(Note 2)			30.0	mA
IOH(peak)	"H" peak output	current A	All ports	(Note 3)			-5.0	mA
IOL(peak)	"L" peak output	current A	All ports	(Note 3)			10.0	mA
IOH(avg)	"H" average out	put current A	All ports	(Note 4)			-2.5	mA
IOL(avg)	"L" average out	put current A	All ports	(Note 4)			5.0	mA
Rosc	Oscillation resis	tor at selecting R	C oscillat	ion	5	8.2	10	kΩ

Notes 1: The total peak output current is the peak value of the peak currents flowing through all the applicable ports.



<sup>2:</sup> The total average output current is the average value measured over 100 ms flowing through all the applicable ports.

<sup>3:</sup> The peak output current is the peak current flowing in each port.

<sup>4:</sup> The average output current is an average value measured over 100 ms.

Table 13 Recommended operating conditions (mask ROM version) (Vcc = 2.2 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter	Conditions		Limits		- Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Offic
f(CNTR <sub>0</sub> ) f(CNTR <sub>1</sub> )	Timer X, timer Y input frequency (duty cycle 50%)				f(XIN)/2	Hz
f(XIN)	Main clock input oscillation frequency (Note 1)	High-speed mode (4.0 V ≤ VCC ≤ 5.5 V)			8.0	MHz
		High-speed mode (2.2 V ≤ Vcc < 4.0 V)			2.9XVcc-3.6	MHz
		Middle-speed mode $(2.7 \text{ V} \le \text{Vcc} \le 5.5 \text{ V})$			8.0	MHz
		Middle-speed mode $(2.2 \text{ V} \leq \text{VCC} < 2.7 \text{ V})$			8X(Vcc-1.7)	MHz
f(XCIN)	Sub-clock input oscillation frequency (Notes 1, 2)			32.768	50	kHz

Notes 1: When the oscillation frequency has a duty cycle of 50 %.

Table 14 Recommended operating conditions (PROM version) (Vcc = 2.5 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Doromotor	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Offic
f(CNTR <sub>0</sub> ) f(CNTR <sub>1</sub> )	Timer X, timer Y input frequency (duty cycle 50%)				f(XIN)/2	Hz
f(XIN)	Main clock input oscillation frequency (Note 1)	High-speed mode (4.0 V ≤ VCC ≤ 5.5 V)			8.0	MHz
		High-speed mode (2.5 V ≤ Vcc < 4.0 V)			4×Vcc-8	MHz
		Middle-speed mode $(2.7 \text{ V} \le \text{Vcc} \le 5.5 \text{ V})$			8.0	MHz
		Middle-speed mode $(2.5 \text{ V} \leq \text{VCC} < 2.7 \text{ V})$			20X(Vcc-2.3)	MHz
f(XCIN)	Sub-clock input oscillation frequency (Notes 1, 2)		·	32.768	50	kHz

Notes 1: When the oscillation frequency has a duty cycle of 50 %.

<sup>2:</sup> When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.

<sup>2:</sup> When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.

Table 15 Electrical characteristics (Vcc = 2.2 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol	Falametei	rest conditions	Min.	Тур.	Max.	Unit
Vон	"H" output voltage P00–P07, P10–P17, P30–P33	IOH = -5.0 mA VCC = 5.0 V	Vcc-2.0			V
		IOH = -1.5 mA VCC = 5.0 V	Vcc-0.5			V
		IOH = -1.25 mA VCC = 2.2 V	Vcc-1.0			V
Vон	"H" output voltage P20–P27, P41–P47	IOH = -5.0 mA VCC = 5.0 V	Vcc-2.0			V
		IOH = -1.5  mA VCC = 5.0 V	Vcc-0.5			V
		IOH = -1.25 mA VCC = 2.2 V	Vcc-1.0			V
Vol	"L" output voltage P00–P07, P10–P17, P30–P33	IOL = 5.0 mA VCC = 5.0 V			2.0	V
		IOL = 1.5 mA VCC = 5.0 V			0.5	V
		IOL = 1.25 mA VCC = 2.2 V			1.0	V
Vol	"L" output voltage P20–P27, P41–P47	IOL = 5.0 mA VCC = 5.0 V			2.0	V
		IOL = 1.5 mA VCC = 5.0 V			0.5	V
		IOL = 1.25 mA VCC = 2.2 V			1.0	V
VT+-VT-	Hysteresis INTo, INT1, ADT, CNTR0, CNTR1, P20–P27			0.5		V
VT+-VT-	Hysteresis Sclk, RxD			0.5		V
VT+-VT-	Hysteresis RESET			0.5		V
IIH	"H" input current All ports				5.0	μА
Iн	"H" input current RESET				5.0	μА
liн	"H" input current XIN			4.0		μА
liL	"L" input current All ports	VI = VSS Pull-ups "off"			-5.0	μА
		Vcc = 5.0 V, VI = Vss Pull-ups "on"	-60.0	-120.0	-240.0	μА
		Vcc = 2.2 V, VI = VSS Pull-ups "on"	-5.0	-20.0	-40.0	μА
lıL	"L" input current RESET	VI = VSS			-5.0	μА
lıL	"L" input current XIN	VI = VSS		-4.0		μA

Table 16 Electrical characteristics (Vcc = 2.2 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		1144	
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
VRAM	RAM hold voltage	When clock is stopped	2.0	5.0	5.5	V
Icc	Power source current	High-speed mode, Vcc = 5.0 V f(XIN) = 8.0 MHz f(XCIN) = 32.768 kHz		5.5	11.0	mA
		Middle-speed mode, Vcc = 5.0 V f(XIN) = 8.0 MHz f(XCIN) = 32.768 kHz		3.0	6.0	mA
		Middle-speed mode, Vcc = 3.0 V f(XIN) = 8.0 MHz f(XCIN) = 32.768 kHz		1.0	2.0	mA
		Low-speed mode, Vcc = 3.0 V, f(XIN) = stopped f(XCIN) = 32.768 kHz		20.0	40.0	μА
		High-/Middle-speed mode, VCC = 5.0 V, f(XIN) = 8.0 MHz (in WIT state) f(XCIN) = 32.768 kHz		0.9	1.8	mA
		High-/Middle-speed mode, Vcc = 3.0 V f(XIN) = 8.0 MHz (in WIT state) f(XCIN) = 32.768 kHz		0.3	0.6	mA
		Low-speed mode, Vcc = 3.0 V, f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state)		4.5	9.0	μА
		All oscillation stopped Ta = 25 °C, Output transistors "off" (in STP state)		0.1	1.0	μА
		All oscillation stopped Ta = 85 °C, Output transistors "off" (in STP state)			10.0	μА
IAD	A-D converter current dissipation	Current increase at A-D converter operated, f(XIN) = 8.0 MHz		0.8	1.6	mA
IL5	VL5 input current (Note)	VL5 = 6.0 V, Ta = 25 °C		3	6	μΑ
FROSC	RC oscillation frequency	$Rosc = 8.2 \text{ k}\Omega$	1.5	2.5	3.5	MHz

**Note:** When normal drivability (drivability selection bit 1 = "0", drivability selection bit 2 = "0") is selected.

Table 17 A-D converter characteristics

(Vcc = 2.2 to 5.5 V, Vss = 0 V, Ta = -20 to 85°C,  $f(XIN) \le 4$  MHz, in middle-speed/high-speed mode)

Symbol Parameter		Test conditions	Limits			Unit
Symbol	Faiametei	rest conditions	Min.	Тур.	Max.	Offic
_	Resolution				10	Bits
_	Absolute accuracy	Vcc = 2.7-5.5 V			±4	LSB
	(excluding quantization error)	Vcc = 2.5–2.7 V (Ta = –10 to 50 °C)			±6	LSB
tconv	Conversion time	f(XIN) = 4 MHz (Note)	30.5		34	μs
lia	Analog port input current			0.5	5.0	μΑ

Note: When main clock is selected as system clock.

Table 18 Timing requirements 1 (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter			Limits		Unit	
Symbol	Farameter		Min.	Тур.	Max.	J OIIII	
tw(RESET)	Reset input "L" pulse width		2			μs	
tc(XIN)	Main clock input cycle time (XIN input)		125			ns	
twH(XIN)	Main clock input "H" pulse width		45			ns	
twL(XIN)	Main clock input "L" pulse width		40			ns	
tc(CNTR)	CNTRo, CNTR1 input cycle time		250			ns	
twH(CNTR)	CNTRo, CNTR1 input "H" pulse width		105			ns	
twL(CNTR)	CNTRo, CNTR1 input "L" pulse width		105			ns	
twH(INT)	INTo, INT1 input "H" pulse width		80			ns	
twL(INT)	INTo, INT1 input "L" pulse width		80			ns	
tc(SCLK)	Serial I/O clock input cycle time	(Note)	800			ns	
twH(SCLK)	Serial I/O clock input "H" pulse width	(Note)	370			ns	
twL(SCLK)	Serial I/O clock input "L" pulse width	(Note)	370			ns	
tsu(RxD-SCLK)	Serial I/O input setup time	·	220			ns	
th(SCLK-RxD)	Serial I/O input hold time		100			ns	

Note: When bit 6 of address 001A16 is "1".

Divide this value by four when bit 6 of address 001A16 is "0".

Table 19 Timing requirements 2 (mask ROM version) (Vcc = 2.2 to 4.0 V, Vss = 0 V,  $Ta = -20 \text{ to } 85^{\circ}\text{C}$ , unless otherwise noted)

Comple ed	Develope	Limits			Linit
Symbol	Parameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input) Vcc = 2.7 to 4.0 V	125			ns
	Main clock input cycle time (XIN input) Vcc = 2.2 to 2.7 V	250			ns
twH(XIN)	Main clock input "H" pulse width Vcc = 2.7 to 4.0 V	45			ns
	Main clock input "H" pulse width Vcc = 2.2 to 2.7 V	100			ns
twL(XIN)	Main clock input "L" pulse width Vcc = 2.7 to 4.0 V	40			ns
	Main clock input "L" pulse width Vcc = 2.2 to 2.7 V	100			ns
tc(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	2/f(XIN)			S
twH(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "H" pulse width	tc(CNTR)/2-20			ns
twL(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "L" pulse width	tc(CNTR)/2-20			ns
twH(INT)	INTo, INT1 input "H" pulse width	230			ns
twL(INT)	INTo, INT1 input "L" pulse width	230			ns
tc(SCLK)	Serial I/O clock input cycle time (Note)	2000			ns
twH(SCLK)	Serial I/O clock input "H" pulse width (Note)	950			ns
twL(SCLK)	Serial I/O clock input "L" pulse width (Note)	950			ns
tsu(RxD-SCLK)	Serial I/O input setup time	400			ns
th(SCLK-RxD)	Serial I/O input hold time	200			ns

Note: When bit 6 of address 001A16 is "1".

Divide this value by four when bit 6 of address 001A16 is "0".



Table 20 Timing requirements 2 (One Time PROM version) (Vcc = 2.5 to 4.0 V, Vss = 0 V,  $Ta = -20 \text{ to } 85^{\circ}C$ , unless otherwise noted)

Completed	Davanatas	Li	Linit		
Symbol	Parameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input) Vcc = 2.7 to 4.0 V	125			ns
	Main clock input cycle time (XIN input) Vcc = 2.5 to 2.7 V	250			ns
twH(XIN)	Main clock input "H" pulse width Vcc = 2.7 to 4.0 V	45			ns
	Main clock input "H" pulse width Vcc = 2.5 to 2.7 V	100			ns
twL(XIN)	Main clock input "L" pulse width Vcc = 2.7 to 4.0 V	40			ns
	Main clock input "L" pulse width Vcc = 2.5 to 2.7 V	100			ns
tc(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	2/f(XIN)			S
twH(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "H" pulse width	tc(CNTR)/2-20			ns
twL(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "L" pulse width	tc(CNTR)/2-20			ns
twH(INT)	INTo, INT1 input "H" pulse width	230			ns
twL(INT)	INTo, INT1 input "L" pulse width	230			ns
tc(SCLK)	Serial I/O clock input cycle time (Note)	2000			ns
twH(SCLK)	Serial I/O clock input "H" pulse width (Note)	950			ns
twL(SCLK)	Serial I/O clock input "L" pulse width (Note)	950			ns
tsu(RxD-SCLK)	Serial I/O input setup time	400			ns
th(SCLK-RxD)	Serial I/O input hold time	200			ns

Note: When bit 6 of address 001A16 is "1".

Divide this value by four when bit 6 of address 001A16 is "0".

Table 21 Switching characteristics 1 (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Cymphol	Parameter	Limits			Unit	
Symbol	Falameter	Min.	Тур.	Max.	Utill	
twH(SCLK)	Serial I/O clock output "H" pulse width	tc(SCLK)/2-30			ns	
twL(SCLK)	Serial I/O clock output "L" pulse width	tc(SCLK)/2-30			ns	
td(SCLK-TxD)	Serial I/O output delay time (Note 1)			140	ns	
tv(Sclk-TxD)	Serial I/O output valid time (Note 1)	-30			ns	
tr(SCLK)	Serial I/O clock output rising time			30	ns	
tf(SCLK)	Serial I/O clock output falling time			30	ns	
tr(CMOS)	CMOS output rising time (Note 2)		10	30	ns	
tf(CMOS)	CMOS output falling time (Note 2)		10	30	ns	

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

Table 22 Switching characteristics 2 (Vcc = 2.2 to 4.0 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
Symbol			Min.	Тур.	Max.	Offic
twH(SCLK)	Serial I/O clock output "H" pulse width		tc(Sclk)/2-50			ns
twL(SCLK)	Serial I/O clock output "L" pulse width		tc(Sclk)/2-50			ns
td(SCLK-TxD)	Serial I/O output delay time	(Note 1)			350	ns
tv(Sclk-TxD)	Serial I/O output valid time	(Note 1)	-30			ns
tr(SCLK)	Serial I/O clock output rising time				50	ns
tf(SCLK)	Serial I/O clock output falling time				50	ns
tr(CMOS)	CMOS output rising time	(Note 2)		20	50	ns
tf(CMOS)	CMOS output falling time	(Note 2)		20	50	ns

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

2: The XOUT and XCOUT pins are excluded.




Fig. 46 Circuit for measuring output switching characteristics



<sup>2:</sup> The XOUT and XCOUT pins are excluded.





Fig. 47 Timing diagram

# PACKAGE OUTLINE

#### (MMP) 144P6Q-A

# Plastic 144pin 20×20mm body LQFP



# Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammab material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property These materials are intended as a reterence to assist our customers in the selection of the immediately product of the intended as a reterence to assist our customers in the selection of the immediately product of the immediately product of the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples are the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples are the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples are the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples are the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples are the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples are the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples are the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples are the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples are the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples are the immediately product data, diagrams, charts, programs, also are the immediately product data, diagrams, charts, programs, also are the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples are the immediately product data, diagrams, charts, programs, algorithms, or circuit application examples are the immediately product data.
- contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by avaious means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichjs.com).

  When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility of roarly damage, liability or other loss resulting from the information contained herein.

  Mitsubishi Electric Corporation assumes no responsibility of the information and promoducts. Mitsubishi Electric Corporation assumes no responsibility of the information and promoducts. Mitsubishi Electric Corporation assumes no responsibility of the information and promoducts. Mitsubishi Electric Corporation assumes no responsibility of the information and promoduct distributor when considering the use of a product contained herein for an authorized Mitsubishi Electric Corporation is emessary to report to a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea r

- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

  If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved
- destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein



# **REVISION HISTORY**

# 38C8 GROUP DATA SHEET

Rev.	Date		Description	
		Page	Summary	
1.0	01/18/01		First Edition	
1.1	03/21/01	2 3 4 14 17 26 33 34 37 37 40 41 42 42	Figure 1 is partly revised. Figure 2 is partly revised. Pin name into Table 1 is partly revised. Pin name into Table 5 is partly revised. Explanations of "Interrupt Operation" are partly eliminated. Address of [Baud Rate Generator (BRG)] is revised. Figure name of Figure 31 is partly revised. Figure name of Figure 32 is partly revised. Explanations of "CLOCK GENERATING CIRCUIT" are partly revised. Explanations of "(1) Middle-speed Mode" of "Frequency Control" are partly revised. "At STP Instruction Release" is eliminated. Explanations of "DATA REQUIRED FOR MASK ORDERS" are partly revised. Pin name of VIA into Table 11 is revised. Limits of VIH, VIL of P40, P43 are revised.	
1.2	10/15/01	3 15 16 41 42 43 43 43 43 43 46 46 46	Figure 2 is partly revised. Figure 11 is partly revised. Figure 12 is partly revised. Table 10 is added. Vcc parameter into Table 12 is partly eliminated. Unit of $f(CNTR0)$ , $f(CNTR1)$ into Table 13 is revised. Limits of $f(XIN)$ in high-speed mode $(2.2 \text{ V} \leq \text{Vcc} < 4.0 \text{ V})$ into Table 13 is revised. $f(XIN)$ in middle-speed mode $(2.2 \text{ V} \leq \text{Vcc} < 2.7 \text{ V})$ into Table 13 is added. Unit of $f(CNTR0)$ , $f(CNTR1)$ into Table 14 is revised. $f(XIN)$ in middle-speed mode $(2.5 \text{ V} \leq \text{Vcc} < 2.7 \text{ V})$ into Table 14 is added. Limits of $f(CNTR1)$ , $f(CNTR1)$ into Table 19 are added. Limits and unit of $f(CNTR1)$ into Table 19 are revised. Table 20 is added.	
1.3	12/05/01	3 14 17 18 28 28 28 28 40	Figure 2 is partly revised.  Table 5 is partly revised.  Explanations of "■Notes on interrupts" are partly revised.  Figure 14 is partly revised.  Explanations of "[A-D Control Register (ADCON)]" are partly revised.  Explanations of "Comparator and Control Circuit" are partly revised.  Figure 25 is partly revised.  Explanations of "A-D Converter" of "NOTES ON PROGRAMMING" are partly revised.	
1.4	06/25/02	All pages 1 3 4 6 8 9 10 11	Preliminary Notice in the header is eliminated. Interrupts of "[FEATURES]" are corrected. Figure 2 is partly revised. Pin COMo—COM15 in Table 1 is revised. Figure 4 is partly revised. Note in Figure 4 is partly revised. Explanations of bit 3 are added. Bit 4 name in Figure 7 is revised. Remarks in Figure 7 are partly revised. Table 5 is partly revised.	

# **REVISION HISTORY**

# 38C8 GROUP DATA SHEET

Rev.	Date	Description	
		Page	Summary
1.4	06/25/02	15 17 19 20 20 21 25 30 31 31 32 35 37 38 39 40 41, 42 44 46 47	(1) in Figure 11 is partly revised.  Some source numbers in "[INTERRUPTS]" are corrected.  Figure 15 is partly revised.  The mode name (buzzer output mode) in Figure 16 is corrected. The mode name of bit 6 in Figure 17 is corrected.  Explanations of "[(2) Buzzer Output Mode]" are partly added.  f(XCIN) in Figure 22 is added.  Explanations of "[LC2]" are partly revised.  Explanations of "[Bias Control]" and "[Voltage Multiplier]" are partly revised.  Table 8 is partly revised.  Explanations of "[LCD Display RAM]" is partly revised.  Note in Figure 33 is eliminated.  Explanations of "[(1) Stop Mode]" is partly revised.  Note in Figure 38 is partly revised.  Bit 4 name in Figure 39 is revised.  Explanations of "[A-D Converter]" is partly revised.  "[NOTES ON USE]" is added.  Table 15 is partly revised.  Table 16 is partly revised.
1.5	10/23/02	15	(3), (4) and (5) in Figure 11 are partly revised.