


M24256-B M24128-B

256Kbit and 128Kbit Serial I²C Bus EEPROM With Three Chip Enable Lines

FEATURES SUMMARY

- Compatible with I²C Extended Addressing
- Two Wire I²C Serial Interface Supports 400kHz Protocol
- Single Supply Voltage:
 - 4.5 to 5.5V for M24xxx-B
 - 2.5 to 3.6V for M24xxx-BV
 - 2.5 to 5.5V for M24xxx-BW
 - 1.8 to 5.5V for M24xxx-BR
 - 1.8 to 3.6V for M24xxx-BS
- Hardware Write Control
- BYTE and PAGE WRITE (up to 64 Bytes)
- RANDOM and SEQUENTIAL READ Modes
- Self-Timed Programming Cycle
- Automatic Address Incrementing
- Enhanced ESD/Latch-Up Behavior
- More than 100,000 Erase/Write Cycles
 - More than 1 Million Erase/Write cycles for the products specified in Table 26.
- More than 40 Year Data Retention



April 2004 1/27

TABLE OF CONTENTS

FEATURES SUMMARY	1
Figure 1. Packages	1
Figure 2. Logic Diagram	4
Table 1. Signal Names	4
Power On Reset: VCC Lock-Out Write Protect	4
Figure 3. DIP, SO and TSSOP Connections	4
SIGNAL DESCRIPTION	5
Serial Clock (SCL)	5
Serial Data (SDA)	5
Chip Enable (E0, E1, E2)	5
Write Control (WC)	5
Figure 4. Maximum RL Value versus Bus Capacitance (CBUS) for an I2C Bus	5
Figure 5. I2C Bus Protocol	6
Table 2. Device Select Code	6
Table 3. Most Significant Byte	6
Table 4. Least Significant Byte	6
DEVICE OPERATION	7
Start Condition	7
Stop Condition	
Acknowledge Bit (ACK)	
Data Input	
Memory Addressing	
Table 5. Operating Modes	
Figure 6. Write Mode Sequences with WC=1 (data write inhibited)	
Write Operations	
Byte Write	
Page Write	
Figure 7. Write Mode Sequences with WC=0 (data write enabled)	
Figure 8. Write Cycle Polling Flowchart using ACK	10
Minimizing System Delays by Polling On ACK	10
Figure 9. Read Mode Sequences	11
Read Operations	11
Random Address Read	11
Current Address Read	11
Sequential Read	
Acknowledge in Read Mode	12
INITIAL DELIVERY STATE	12
MAXIMUM RATING	13
Table 6. Absolute Maximum Ratings	13

DC and AC PARAMETERS1	4
Table 7. Operating Conditions (M24xxx-B)	4
Table 8. Operating Conditions (M24xxx-BV)	4
Table 9. Operating Conditions (M24xxx-BW)1	4
Table 10. Operating Conditions (M24128-BR)	4
Table 11. Operating Conditions (M24256-BS)	4
Table 12. AC Measurement Conditions1	4
Figure 10.AC Measurement I/O Waveform	5
Table 13. Input Parameters	
Table 14. M24xxx-BV Power-Up Timing and Vth Threshold1	5
Table 15. DC Characteristics (M24xxx-B)	
Table 16. DC Characteristics (M24xxx-BV)1	
Table 17. DC Characteristics (M24xxx-BW)	
Table 18. DC Characteristics (M24128-BR)	
Table 19. DC Characteristics (M24256-BS)	
Table 20. AC Characteristics (M24xxx-B, M24xxx-BW)	
Table 21. AC Characteristics (M24xxx-BV, M24128-BR, M24256-BS)	
Figure 11.AC Waveforms	0
PACKAGE MECHANICAL	1
Figure 12.PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Outline	1
Table 22. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Mechanical Data	
Figure 13.SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Outline 2	2
Table 23. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Mechanical Da 22	ta
Figure 14.SO8 wide – 8 lead Plastic Small Outline, 200 mils body width, Package Outline 2	3
Table 24. SO8 wide – 8 lead Plastic Small Outline, 200 mils body width, Package Mechanical Data 23	t
Figure 15.TSSOP8 – 8 lead Thin Shrink Small Outline, Package Outline	4
Table 25. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Mechanical Data	4
PART NUMBERING	5
Table 26. Ordering Information Scheme	5
REVISION HISTORY	6
Table 27. Document Revision History	6

SUMMARY DESCRIPTION

These I²C-compatible electrically erasable programmable memory (EEPROM) devices are organized as 32K x 8 bits (M24256-B) and 16K x 8 bits (M24128-B).

Figure 2. Logic Diagram




Table 1. Signal Names

E0, E1, E2	Chip Enable
SDA	Serial Data
SCL	Serial Clock
WC	Write Control
Vcc	Supply Voltage
Vss	Ground

I²C uses a two wire serial interface, comprising a bi-directional data line and a clock line. The devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the I²C bus definition.

The device behaves as a slave in the I²C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a Device Select Code and RW bit (as described in Table 2.), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9th bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

Power On Reset: V_{CC} Lock-Out Write Protect

In order to prevent data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit is included. At Power-up, the internal reset is held active until V_{CC} has reached the POR threshold value, and all operations are disabled - the device will not respond to any command. In the same way, when V_{CC} drops from the operating voltage, below the POR threshold value, all operations are disabled and the device will not respond to any command. A stable and valid V_{CC} must be applied before applying any logic signal. When the power supply is turned on, V_{CC} rises from V_{SS} to V_{CC}(min), passing through a value V_{th} in between. The -V and -S versions of the device, the M24xxx-BV and M24xxx-BS, ignore all instructions until a time delay of tpu has elapsed after the moment that V_{CC} rises above the V_{th} threshold. However, the correct operation of the device is not guaranteed if, by this time, V_{CC} is still below

t_{PU} after V_{CC} passed the V_{th} threshold


V_{CC}(min). No instructions should be sent until the

V_{CC} passed the V_{CC}(min) level

later of:

These values are specified in Table 14..

Figure 3. DIP, SO and TSSOP Connections



Note: See PACKAGE MECHANICAL section for package dimensions, and how to identify pin-1.

SIGNAL DESCRIPTION

Serial Clock (SCL). This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to V_{CC} . (Figure 4. indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.

Serial Data (SDA). This bi-directional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to V_{CC} . (Figure 4. indicates how the value of the pull-up resistor can be calculated).

Chip Enable (E0, E1, E2). These input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit Device Select Code. These inputs must be tied to V_{CC} or V_{SS} , to establish the Device Select Code. When not connected (left floating), these inputs are read as Low (0,0,0).

Write Control (\overline{WC}). This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control (\overline{WC}) is driven High. When unconnected, the signal is internally read as V_{IL} , and Write operations are allowed.

When Write Control (WC) is driven High, Device Select and Address bytes are acknowledged, Data bytes are not acknowledged.




Figure 4. Maximum R_L Value versus Bus Capacitance (C_{BUS}) for an I²C Bus

57

Figure 5. I²C Bus Protocol




Table 2. Device Select Code

	Device Type Identifier ¹				Chip	$R\overline{W}$		
	b7	b6	b5	b4	b3	b2	b1	b0
Device Select Code	1	0	1	0	E2	E1	E0	R₩

Table 3. Most Significant Byte

b15	b14	b13	b12	b11	b10	b9	b8		b7	b6	b5	b4	b3	b2	b1	b0	
-----	-----	-----	-----	-----	-----	----	----	--	----	----	----	----	----	----	----	----	--

Table 4. Least Significant Byte

Note: 1. The most significant bit, b7, is sent first.
2. E0, E1 and E2 are compared against the respective external pins on the memory device.

DEVICE OPERATION

The device supports the I²C protocol. This is summarized in Figure 5.. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The M24xxx-B device is always a slave in all communication.

Start Condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the High state. A Start condition must precede any data transfer command. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition, and will not respond unless one is given.

Stop Condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven High. A Stop condition terminates communication between the device and the bus master. A Read command that is followed by NoAck can be followed by a Stop condition to force the device into the Stand-by mode. A Stop condition at the end of a Write command triggers the internal EE-PROM Write cycle.

Acknowledge Bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9th clock pulse period, the receiver pulls Serial

Data (SDA) Low to acknowledge the receipt of the eight data bits.

Data Input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven Low.

Memory Addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the Device Select Code, shown in Table 2. (on Serial Data (SDA), most significant bit first).

The Device Select Code consists of a 4-bit Device Type Identifier, and a 3-bit Chip Enable "Address" (E2, E1, E0). To address the memory array, the 4-bit Device Type Identifier is 1010b.

Up to eight memory devices can be connected on a single I²C bus. Each one is given a unique 3-bit code on the Chip Enable (E0, E1, E2) inputs. When the Device Select Code is received, the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E0, E1, E2) inputs.

The 8th bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the Device Select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9th bit time. If the device does not match the Device Select code, it deselects itself from the bus, and goes into Standby mode.

Table 5. Operating Modes

RW bit	WC 1	Bytes	Initial Sequence
1	Х	1	START, Device Select, RW = 1
0	0 X		START, Device Select, $R\overline{W} = 0$, Address
1 X] '	reSTART, Device Select, RW = 1
1	Х	≥ 1	Similar to Current or Random Address Read
0	V _{IL}	1	START, Device Select, $R\overline{W} = 0$
0	V _{IL}	≤ 64	START, Device Select, $R\overline{W} = 0$
		RW bit WC 1 1 X 0 X 1 X 1 X 0 V _{IL}	RW bit WC 1 Bytes 1 X 1 0 X 1 1 X 1 1 X \geq 1 0 V _{IL} 1

Note: 1. $X = V_{IH} \text{ or } V_{IL}$.




Figure 6. Write Mode Sequences with WC=1 (data write inhibited)

Write Operations

Following a Start condition the bus master sends a Device Select Code with the $R\overline{W}$ bit reset to 0. The device acknowledges this, as shown in Figure 7., and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

Writing to the memory may be inhibited if Write Control (WC) is driven High. Any Write instruction with Write Control (WC) driven High (during a period of time from the Start condition until the end of the two address bytes) will not modify the memory contents, and the accompanying data bytes are not acknowledged, as shown in Figure 6.

Each data byte in the memory has a 16-bit (two byte wide) address. The Most Significant Byte (Table 3.) is sent first, followed by the Least Significant Byte (Table 4.). Bits b15 to b0 form the address of the byte in memory.

When the bus master generates a Stop condition immediately after the Ack bit (in the "10th bit" time slot), either at the end of a Byte Write or a Page

Write, the internal memory Write cycle is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition, the delay t_W , and the successful completion of a Write operation, the device's internal address counter is incremented automatically, to point to the next byte address after the last one that was modified.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

Byte Write


After the Device Select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control (WC) being driven High, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in Figure 7..

Page Write

The Page Write mode allows up to 64 bytes to be written in a single Write cycle, provided that they are all located in the same 'row' in the memory: that is, the most significant memory address bits (b14-b6 for M24256-B, and b13-b6 for M24128-B) are the same. If more bytes are sent than will fit up to the end of the row, a condition known as 'rollover' occurs. This should be avoided, as data starts to become overwritten in an implementation dependent way.

The bus master sends from 1 to 64 bytes of data, each of which is acknowledged by the device if Write Control (\overline{WC}) is Low. If Write Control (\overline{WC}) is High, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck. After each byte is transferred, the internal byte address counter (the 6 least significant address bits only) is incremented. The transfer is terminated by the bus master generating a Stop condition.

Figure 7. Write Mode Sequences with $\overline{WC}=0$ (data write enabled)






Figure 8. Write Cycle Polling Flowchart using ACK

Minimizing System Delays by Polling On ACK

During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time (t_W) is shown in Table 20. and Table 21., but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 8., is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a Device Select Code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).

ACK NO ACK **CURRENT ADDRESS DEV SEL** DATA OUT READ STOP START R/W ACK ACK ACK **ACK** NO ACK **RANDOM ADDRESS** BYTE ADDR BYTE ADDR DEV SEL * DEV SEL **DATA OUT READ** START START R/W R/W ACK ACK ACK NO ACK **SEQUENTIAL** CURRENT **DEV SEL** DATA OUT 1 DATA OUT N **READ** START STOP R/W **ACK ACK ACK ACK** ACK **SEQUENTIAL RANDOM** DEV SEL * BYTE ADDR BYTE ADDR **DEV SEL** DATA OUT 1 READ START R/W R/W NO ACK ACK DATA OUT N STOP

Figure 9. Read Mode Sequences

Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1st and 4th bytes) must be identical.

Read Operations

Read operations are performed independently of the state of the Write Control (WC) signal.

After the successful completion of a Read operation, the device's internal address counter is incremented by one, to point to the next byte address.

Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in Figure 9.) but without sending a Stop condition. Then, the bus master sends another Start condition, and repeats the Device Select Code, with the RW bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must not acknowledge the byte, and terminates the transfer with a Stop condition.

Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a Device Select Code with the RW bit set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in Figure 9., without acknowledging the

AI01105C

Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master does acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in Figure 9...

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter 'rolls-over', and the device continues to output data from memory address 00h.

Acknowledge in Read Mode

For all Read commands, the device waits, after each byte read, for an acknowledgment during the 9th bit time. If the bus master does not drive Serial Data (SDA) Low during this time, the device terminates the data transfer and switches to its Standby mode.

INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh).

MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents

Table 6. Absolute Maximum Ratings

Symbol	Para	Parameter			Unit
T _{STG}	Storage Temperature	Storage Temperature			°C
T _{LEAD}	Lead Temperature during Sold	See	note ¹	°C	
V _{IO}	Input or Output range	-V voltage range all other voltage ranges	-0.50 -0.50	4.2 6.5	V
V _{CC}	Supply Voltage	-V voltage range all other voltage ranges	-0.50 -0.50	4.2 6.5	V
V _{ESD}	Electrostatic Discharge Voltage	-3000	3000	V	

Note: 1. Compliant with JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK[®] 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU

^{2.} JEDEC Std JESD22-A114A (C1=100 pF, R1=1500 Ω , R2=500 Ω)

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measure-

ment Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 7. Operating Conditions (M24xxx-B)

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	4.5	5.5	V
T _A	Ambient Operating Temperature	-40	85	°C

Table 8. Operating Conditions (M24xxx-BV)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply Voltage	2.5	3.6	V
T _A	Ambient Operating Temperature	-40	85	°C

Table 9. Operating Conditions (M24xxx-BW)

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	2.5	5.5	V
T _A	Ambient Operating Temperature	-40	85	°C

Table 10. Operating Conditions (M24128-BR)

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	1.8	5.5	V
T _A	Ambient Operating Temperature	-40	85	°C

Table 11. Operating Conditions (M24256-BS)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply Voltage	1.8	3.6	V
T _A	Ambient Operating Temperature	-40	85	°C

Table 12. AC Measurement Conditions

Symbol	Parameter	Min.	Max.	Unit
CL	Load Capacitance	100		pF
	Input Rise and Fall Times		50	ns
	Input Levels 0.2V _{CC} to 0.8V _C		o 0.8V _{CC}	V
	Input and Output Timing Reference Levels	0.3V _{CC} to 0.7V _{CC}		V

Figure 10. AC Measurement I/O Waveform




Table 13. Input Parameters

Symbol	Parameter ^{1,2}	Test Condition	Min.	Max.	Unit
C _{IN}	Input Capacitance (SDA)			8	pF
C _{IN}	Input Capacitance (other pins)			6	pF
Z _L	Input Impedance (E2, E1, E0, WC)	V _{IN} < 0.5 V	30		kΩ
Z _H	Input Impedance (E2, E1, E0, WC)	$V_{IN} > 0.7V_{CC}$	500		kΩ
t _{NS}	Pulse width ignored (Input Filter on SCL and SDA)	Single glitch		100	ns

Note: 1. T_A = 25°C, f = 400kHz 2. Sampled only, not 100% tested.

Table 14. M24xxx-BV Power-Up Timing and V_{th} Threshold

Symbol	Parameter ¹	Test Condition	Min.	Max.	Unit
t _{PU}	Time delay to Read or Write instruction			200	μs
V_{th}	Threshold Voltage		1.4	1.6	V

Note: 1. These parameters are characterized only.

Table 15. DC Characteristics (M24xxx-B)

Symbol	Parameter	Test Condition (in addition to those in Table 7.)	Min.	Max.	Unit
ILI	Input Leakage Current (SCL, SDA)	$V_{IN} = V_{SS}$ or V_{CC} device in Stand-by mode		± 2	μA
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ or V_{CC} , SDA in Hi-Z		± 2	μΑ
Icc	Supply Current	V _{CC} =5V, f _c =400kHz (rise/fall time < 30ns)		2	mA
I _{CC1}	Stand-by Supply Current	$V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 5$ V		10	μΑ
	Input Low Voltage (SCL, SDA)		-0.45	0.3V _{CC}	V
V_{IL}	Input Low Voltage (E2, E1, E0, WC)		-0.45	0.5	V
V _{IH}	Input High Voltage (E2, E1, E0, SCL, SDA, WC)		0.7V _{CC}	V _{CC} +1	V
V _{OL}	Output Low Voltage	$I_{OL} = 3$ mA, $V_{CC} = 5$ V		0.4	V

M24256-B, M24128-B

Table 16. DC Characteristics (M24xxx-BV)

Symbol	Parameter	Test Condition (in addition to those in Table 8.)	Min.	Max.	Unit
ILI	Input Leakage Current (SCL, SDA)	V _{IN} = V _{SS} or V _{CC} device in Stand-by mode		± 2	μA
I _{LO}	Output Leakage Current	V _{OUT} = V _{SS} or V _{CC} , SDA in Hi-Z		± 2	μΑ
I _{CC}	Supply Current	V _{CC} =2.7V, f _c =400kHz (rise/fall time < 30ns)		2	mA
I _{CC1}	Stand-by Supply Current	$V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 2.7$ V		2	μΑ
	Input Low Voltage (SCL, SDA)		-0.45	0.3V _{CC}	V
V _{IL}	Input Low Voltage (E2, E1, E0, WC)		-0.45	0.5	V
V _{IH}	Input High Voltage (E2, E1, E0, SCL, SDA, WC)		0.7V _{CC}	V _{CC} +0.6	V
V _{OL}	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.7 \text{ V}$		0.4	V

Table 17. DC Characteristics (M24xxx-BW)

Symbol	Parameter Test Condition (in addition to those in Table 9.)		Min.	Max.	Unit
I _{LI}	Input Leakage Current (SCL, SDA)	V _{IN} = V _{SS} or V _{CC} device in Stand-by mode		± 2	μA
I _{LO}	Output Leakage Current	V _{OUT} = V _{SS} or V _{CC} , SDA in Hi-Z		± 2	μΑ
I _{CC}	Supply Current	V _{CC} =2.5V, f _c =400kHz (rise/fall time < 30ns)		1	mA
I _{CC1}	Stand-by Supply Current	$V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 2.5$ V		2	μA
	Input Low Voltage (SCL, SDA)		-0.45	0.3V _{CC}	٧
V _{IL}	Input Low Voltage (E2, E1, E0, WC)		-0.45	0.5	V
V _{IH}	Input High Voltage (E2, E1, E0, SCL, SDA, WC)		0.7V _{CC}	V _{CC} +1	V
V _{OL}	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.5 \text{ V}$		0.4	V

Table 18. DC Characteristics (M24128-BR)

Symbol	Parameter Test Condition (in addition to those in Table 10.)		Min.	Max.	Unit
ILI	Input Leakage Current (SCL, SDA)	$V_{IN} = V_{SS}$ or V_{CC} device in Stand-by mode		± 2	μA
I _{LO}	Output Leakage Current	V _{OUT} = V _{SS} or V _{CC} , SDA in Hi-Z		± 2	μΑ
I _{CC}	Supply Current	V _{CC} =1.8V, f _c =100kHz (rise/fall time < 30ns)		0.8	mA
I _{CC1}	Stand-by Supply Current	$V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 1.8$ V		1	μΑ
	Input Low Voltage (SCL, SDA)		-0.45	0.3 V _{CC}	V
V _{IL}	Input Low Voltage (E2, E1, E0, WC)		-0.45	0.5	V
V _{IH}	Input High Voltage (E2, E1, E0, SCL, SDA, WC)		0.7V _{CC}	V _{CC} +1	V
V _{OL}	Output Low Voltage	I _{OL} = 0.7 mA, V _{CC} = 1.8 V		0.2	V

Table 19. DC Characteristics (M24256-BS)

Symbol	Parameter	Test Condition (in addition to those in Table 11.)	Min.	Max.	Unit
ILI	Input Leakage Current (SCL, SDA)	$V_{IN} = V_{SS}$ or V_{CC} device in Stand-by mode		± 2	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ or V_{CC} , SDA in Hi-Z		± 2	μΑ
I _{CC}	Supply Current	V _{CC} =1.8V, f _c =400kHz (rise/fall time < 30ns)		0.8	mA
I _{CC1}	Stand-by Supply Current	$V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 1.8$ V		1	μΑ
	Input Low Voltage (SCL, SDA)		-0.45	0.3 V _{CC}	V
V_{IL}	Input Low Voltage (E2, E1, E0, WC)		-0.45	0.5	V
V _{IH}	Input High Voltage (E2, E1, E0, SCL, SDA, WC)		0.7V _{CC}	V _{CC} +0.6	V
V _{OL}	Output Low Voltage	$I_{OL} = 0.7 \text{ mA}, V_{CC} = 1.8 \text{ V}$		0.2	V

Table 20. AC Characteristics (M24xxx-B, M24xxx-BW)

Test conditions specified in Table 12. and Table 7. or Table 9.									
Symbol	Alt.	Parameter	Min.	Max.	Unit				
f _C	f _{SCL}	Clock Frequency		400	kHz				
t _{CHCL}	t _{HIGH}	Clock Pulse Width High	600		ns				
t _{CLCH}	t _{LOW}	Clock Pulse Width Low	1300		ns				
t _{CH1CH2}	t _R	Clock Rise Time		300	ns				
t _{CL1CL2}	t _F	Clock Fall Time		300	ns				
t _{DH1DH2} ²	t _R	SDA Rise Time	20	300	ns				
t _{DL1DL2} ²	t _F	SDA Fall Time	20	300	ns				
t _{DXCX}	t _{SU:DAT}	Data In Set Up Time	100		ns				
t _{CLDX}	t _{HD:DAT}	Data In Hold Time	0		ns				
t _{CLQX}	t _{DH}	Data Out Hold Time	200		ns				
t _{CLQV} 3	t _{AA}	Clock Low to Next Data Valid (Access Time)	200	900	ns				
t _{CHDX} ¹	t _{SU:STA}	Start Condition Set Up Time	600		ns				
t _{DLCL}	t _{HD:STA}	Start Condition Hold Time	600		ns				
t _{CHDH}	t _{SU:STO}	Stop Condition Set Up Time	600		ns				
t _{DHDL} t _{BUF} Time between Stop Condition an Condition		Time between Stop Condition and Next Start Condition	1300		ns				
t _W t _{WR} Write Time		Write Time		10 or ⁴ 5	ms				

Note: 1. For a reSTART condition, or following a Write cycle.
2. Sampled only, not 100% tested.

^{3.} To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.


^{4.} The Write Time of 5 ms only applies to M24128-B and M24128-BW devices bearing the process letter "B" in the package marking (on the top side of the package, on the right side), otherwise the Write Time is 10 ms. For further details, please contact your nearest ST sales office, and ask for a copy of the M24128 Product Change Notice.

Table 21. AC Characteristics (M24xxx-BV, M24128-BR, M24256-BS)

Test conditions specified in Table 12. and Table 8. or Table 10. or Table 11.									
Symbol	Alt.	Parameter	Min.	Max.	Unit				
f _C	f _{SCL}	Clock Frequency		400	kHz				
t _{CHCL}	t _{HIGH}	Clock Pulse Width High	600		ns				
t _{CLCH}	t _{LOW}	Clock Pulse Width Low	1300		ns				
t _{CH1CH2}	t _R	Clock Rise Time		300	ns				
t _{CL1CL2}	t _F	Clock Fall Time		300	ns				
t _{DH1DH2} ²	t _R	SDA Rise Time	20	300	ns				
t _{DL1DL2} ²	t _F	SDA Fall Time	20	300	ns				
t _{DXCX}	t _{SU:DAT}	Data In Set Up Time	100		ns				
t _{CLDX}	t _{HD:DAT}	Data In Hold Time	0		ns				
t _{CLQX}	t _{DH}	Data Out Hold Time	200		ns				
t _{CLQV} ³	t _{AA}	Clock Low to Next Data Valid (Access Time)	200	900	ns				
t _{CHDX} ¹	t _{SU:STA}	Start Condition Set Up Time	600		ns				
t _{DLCL}	t _{HD:STA}	Start Condition Hold Time	600		ns				
t _{CHDH}	t _{su:sto}	Stop Condition Set Up Time	600		ns				
t _{DHDL} t _{BUF} Time between Stop Condition and Next Sta		Time between Stop Condition and Next Start Condition	1300		ns				
t _W	t _{WR}	Write Time		10	ms				


Note: 1. For a reSTART condition, or following a Write cycle.
2. Sampled only, not 100% tested.
3. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

Figure 11. AC Waveforms



PACKAGE MECHANICAL

Figure 12. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Outline



Note: Drawing is not to scale.

Table 22. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Mechanical Data

C. m.h		mm		inches			
Symb.	Тур.	Min.	Max.	Тур.	Min.	Max.	
А			5.33			0.210	
A1		0.38			0.015		
A2	3.30	2.92	4.95	0.130	0.115	0.195	
b	0.46	0.36	0.56	0.018	0.014	0.022	
b2	1.52	1.14	1.78	0.060	0.045	0.070	
С	0.25	0.20	0.36	0.010	0.008	0.014	
D	9.27	9.02	10.16	0.365	0.355	0.400	
E	7.87	7.62	8.26	0.310	0.300	0.325	
E1	6.35	6.10	7.11	0.250	0.240	0.280	
е	2.54	_	_	0.100	_	_	
eA	7.62	_	_	0.300	_	_	
eB			10.92			0.430	
L	3.30	2.92	3.81	0.130	0.115	0.150	

477

Figure 13. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Outline

Note: Drawing is not to scale.

Table 23. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Mechanical Data

Symb.		mm		inches		
Symb.	Тур.	Min.	Max.	Тур.	Min.	Max.
А		1.35	1.75		0.053	0.069
A1		0.10	0.25		0.004	0.010
В		0.33	0.51		0.013	0.020
С		0.19	0.25		0.007	0.010
D		4.80	5.00		0.189	0.197
E		3.80	4.00		0.150	0.157
е	1.27	_	_	0.050	_	-
Н		5.80	6.20		0.228	0.244
h		0.25	0.50		0.010	0.020
L		0.40	0.90		0.016	0.035
α		0°	8°		0°	8°
N		8		8		
СР			0.10			0.004




Figure 14. SO8 wide – 8 lead Plastic Small Outline, 200 mils body width, Package Outline

Note: Drawing is not to scale.

Table 24. SO8 wide - 8 lead Plastic Small Outline, 200 mils body width, Package Mechanical Data

Symb.	mm			inches		
	Тур.	Min.	Max.	Тур.	Min.	Max.
Α			2.03			0.080
A1		0.10	0.25		0.004	0.010
A2			1.78			0.070
В		0.35	0.45		0.014	0.018
С	0.20	-	_	0.008	-	-
D		5.15	5.35		0.203	0.211
E		5.20	5.40		0.205	0.213
е	1.27	-	-	0.050	-	-
Н		7.70	8.10		0.303	0.319
L		0.50	0.80		0.020	0.031
α		0°	10°		0°	10°
N	8			8		
CP			0.10			0.004




Figure 15. TSSOP8 - 8 lead Thin Shrink Small Outline, Package Outline


Note: Drawing is not to scale.

Table 25. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Mechanical Data

Symbol	mm			inches		
	Тур.	Min.	Max.	Тур.	Min.	Max.
А			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413
b		0.190	0.300		0.0075	0.0118
С		0.090	0.200		0.0035	0.0079
СР			0.100			0.0039
D	3.000	2.900	3.100	0.1181	0.1142	0.1220
е	0.650	-	-	0.0256	-	_
E	6.400	6.200	6.600	0.2520	0.2441	0.2598
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772
L	0.600	0.450	0.750	0.0236	0.0177	0.0295
L1	1.000			0.0394		
α		0°	8°		0°	8°

PART NUMBERING

Table 26. Ordering Information Scheme



blank = Standard SnPb plating

P = Lead-Free and RoHS compliant

G = Lead-Free, RoHS compliant, $Sb_2O_3\text{-}free$ and TBBA-free

Note: 1. Available for the M24256-B only.

- 2. Available for the M24128-B only.
- 3. M24256-B and M24256-BW bearing the process letter "V" in the package marking, and M24128-B and M24128-BW bearing the process letter "B" in the package marking (on the top side of the package, on the right side), guarantee more than 1 million Erase/Write cycle endurance. For more information about these devices, and their device identification, please contact your nearest ST sales office, and ask for the Product Change Notice.

For a list of available options (speed, package, etc.) or for further information on any aspect of this

device, please contact your nearest ST Sales Office.

REVISION HISTORY

Table 27. Document Revision History

Date	Rev.	Description of Revision
28-Dec-1999	2.1	TSSOP8 package added
24-Feb-2000	2.2	E2, E1, E0 must be tied to Vcc or Vss Low Pass Filter Time Constant changed to Glitch Filter
22-Nov-2000	2.3	-V voltage range added
30-Jan-2001	2.4	-V voltage range changed to 2.5V to 3.6V Lead Soldering Temperature in the Absolute Maximum Ratings table amended Write Cycle Polling Flow Chart using ACK illustration updated. SO8(wide) package added References to PSDIP8 changed to PDIP8, and Package Mechanical data updated
01-Jun-2001	2.5	-R voltage range added. Package mechanical data updated for TSSOP8 and TSSOP14 packages according to JEDEC\MO-153 Document promoted from "Preliminary Data" to "Full Data Sheet"
16-Oct-2001	2.6	TSSOP14 package removed Absolute Max Ratings and DC characteristics updated for M24256-BV
09-Nov-2001	2.7	Specification of Test Condition for Leakage Currents in the DC Characteristics table improved
21-Mar-2002	2.8	1 million Erase/Write cycle endurance for M24256-B and M24256-BW products with process letter "V"
18-Oct-2002	3.0	Document reformatted. Parameters changed are: 1 million Erase/Write cycle endurance and 5 ms write time for M24128-B and M24128-BW products with process letter "B".
20-Nov-2002	3.1	Superfluous (and incorrectly present) 100kHz AC Characteristics table for M24256-BR removed.
02-Jun-2003	3.2	Initial delivery state specifiedR and -S ranges are no longer Preliminary Data. Package mechanical data for unavailable package removed.
22-Oct-2003	4.0	Table of contents, and Pb-free options added. Minor wording changes in Summary Description, Power-On Reset, Memory Addressing, Write Operations, Read Operations. V _{IL} (min) improved to -0.45V.
16-Apr-2004	5.0	SO8W package added. Absolute Maximum Ratings for V_{IO} (min) and V_{CC} (min) changed. Soldering temperature information clarified for RoHS compliant devices. Device grade information clarified

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

 $\ensuremath{\texttt{©}}$ 2004 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com