## SN54ALS323, SN74ALS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS


SDAS267A - DECEMBER 1982 - REVISED DECEMBER 1994

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:
  - Hold (Store)
  - Shift Right
  - Shift Left
  - Load Data
- Operate With Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths
- Synchronous Clear
- Applications:
  - Stacked or Push-Down Registers
  - Buffer Storage
  - Accumulator Registers
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


### description

These 8-bit universal shift/storage registers feature multiplexed input/output (I/O) ports to achieve full 8-bit data handling in a 20-pin package. Two function-select (S0, S1) inputs and two output-enable (OE1, OE2) inputs can be used to choose the modes of operation listed in the function table.

SN54ALS323 . . . J PACKAGE SN74ALS323 . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS323 . . . FK PACKAGE (TOP VIEW)



Synchronous parallel loading is accomplished by taking both S0 and S1 high. This places the 3-state outputs in the high-impedance state and permits data applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs synchronously when the clear (CLR) input is low. Taking either OE1 or OE2 high disables the outputs but has no effect on clearing, shifting, or storing data.

The SN54ALS323 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS323 is characterized for operation from 0°C to 70°C.

## SN54ALS323, SN74ALS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS


SDAS267A - DECEMBER 1982 - REVISED DECEMBER 1994

### **FUNCTION TABLE**

MODE				INP	UTS				I/O PORTS							OUTI	OUTPUTS	
MODE	CLR	S1	S0	OE1†	OE2†	CLK	SL	SR	A/Q <sub>A</sub>	B/QB	C/QC	D/QD	E/Q <sub>E</sub>	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	$Q_{A'}$	$Q_{H'}$
Clear	L L L	X L H	L X H	L L X	L L X	↑ ↑	X X X	X X X	L L X	L L L	L L L							
Hold	H H	L X	L X	L L	L L	X L	X X	X X	Q <sub>A0</sub> Q <sub>A0</sub>	Q <sub>B0</sub> Q <sub>B0</sub>	QC0	Q <sub>D0</sub> Q <sub>D0</sub>	Q <sub>E0</sub> Q <sub>E0</sub>	Q <sub>F0</sub> Q <sub>F0</sub>	Q <sub>G0</sub> Q <sub>G0</sub>	Q <sub>H0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>A0</sub>	Q <sub>H0</sub> Q <sub>H0</sub>
Shift Right	H H	L L	H H	L L	L L	↑ ↑	X X	H L	H L	Q <sub>An</sub> Q <sub>An</sub>	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub> Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	H L	Q <sub>Gn</sub> Q <sub>Gn</sub>
Shift Left	H H	H H	L	L L	L L	<b>↑</b>	H L	X X	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	Q <sub>Hn</sub> Q <sub>Hn</sub>	H L	Q <sub>Bn</sub> Q <sub>Bn</sub>	H
Load	Н	Н	Н	Χ	Χ	1	Χ	Χ	а	b	С	d	е	f	g	h	а	h

NOTE: a . . . h = the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

## logic symbol‡




<sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



<sup>†</sup> When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

SDAS267A - DECEMBER 1982 - REVISED DECEMBER 1994

### logic diagram (positive logic)



 $\dagger$  I/O ports not shown: B/QB (13), C/QC (6), D/QD (14), E/QE (5), F/QF (15), and G/QG (4).

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub> : All inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range, T <sub>A</sub> : SN54ALS323	–55°C to 125°C
SN74ALS323	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## SN54ALS323, SN74ALS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS

SDAS267A - DECEMBER 1982 - REVISED DECEMBER 1994

### recommended operating conditions

				SN	54ALS3	23	SN74ALS323			LINUT
				MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage				0.7			0.8	V	
	Q <sub>A′</sub> or Q <sub>H′</sub> –0.4			-0.4	4					
IОН	High-level output current	Q <sub>A</sub> thru Q <sub>H</sub>				-1			-2.6	mA
	Lave lavel autout assument	Q <sub>A</sub> ′ or Q <sub>H</sub> ′			4				8	4
lOL	Low-level output current	Q <sub>A</sub> thru Q <sub>H</sub>				12			24	mA
TA	Operating free-air temperature			-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TF0T 00	NUDITIONS	SN	54ALS3	23	SN			
	ARAMETER	TEST CO	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP†	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V
	Any output	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		
Vон	O . thru O .	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V
	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V	$I_{OH} = -2.6 \text{ mA}$				2.4	3.2	MAX	
	007.0	\\ 45\\	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	
11/	Q <sub>A</sub> ' or Q <sub>H</sub> '	V <sub>CC</sub> = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V
$V_{OL}$	O . thomas O .	\\ 45\\	$I_{OL} = 12 \text{ mA}$		0.25	0.4		0.25	0.4	V
	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA					0.35	0.5	
	A thru H		V <sub>I</sub> = 5.5 V			0.1			0.1	^
I <sub>I</sub>	Any others	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 7 V			0.1			0.1	mA
I <sub>IH</sub> ‡		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
. +	S0, S1, SR, SL					-0.2			-0.2	
I <sub>IL</sub> ‡	Any others	$V_{CC} = 5.5 \text{ V},$	$V_{  } = 0.4 \text{ V}$			-0.1			-0.1	mA
. د	Q <sub>A</sub> ' or Q <sub>H</sub> '	.,	.,	-15		-70	-15		-70	
los§	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 5.5 V,	$V_0 = 2.25 \text{ V}$	-20		-112	-30		-112	mA
			Outputs high		15	28		15	28	
ICC		V <sub>CC</sub> = 5.5 V	Outputs low		22	38		22	38	mA
			Outputs disabled		23	40		23	0.4 0.5 0.4 0.5 0.1 0.1 20 -0.2 -0.1 -70 -112 28 38	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

For I/O ports (Q<sub>A</sub> thru Q<sub>H</sub>), the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

## **SN54ALS323, SN74ALS323** 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH SYNCHRONOUS CLEAR AND 3-STATE OUTPUTS SDAS267A - DECEMBER 1982 - REVISED DECEMBER 1994

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				SN54A	LS323	SN74A		
		MIN	MAX	MIN	MAX	UNIT		
fclock	Clock frequency (at 50% duty cycle)			0	17	0	17	MHz
t <sub>W</sub>	Pulse duration	CLK high or low		22		16.5		ns
		S0 or S1	25		20			
		Carial as sampled data	High	18		16		
t <sub>su</sub>	Setup time before CLK↑	Serial or parallel data	Low	15		6		ns
		CLR active		25		20		
	Inactive-state setup time before CLK↑†	CLR	<u>CLR</u>			16		
	Hold time after CLK↑	S0 or S1	0		0			
th	Hold time after CLK	Serial or parallel data		0		0		ns


<sup>†</sup> Inactive-state setup time is also referred to as recovery time.

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL R1 R2 TA	$V_{CC}$ = 4.5 V to 5.5 V, $C_L$ = 50 pF, $R1$ = 500 $\Omega$ , $R2$ = 500 $\Omega$ , $T_A$ = MIN to MAX <sup>‡</sup>					
			$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
f <sub>max</sub>			17		17		MHz		
t <sub>PLH</sub>	CLK	Q <sub>A</sub> thru Q <sub>H</sub>	2	19	4	13	ns		
<sup>t</sup> PHL	OLK	α <sub>A</sub> mu α <sub>H</sub>	4	25	7	19			
t <sub>PLH</sub>	CLK	Q <sub>A′</sub> or Q <sub>H′</sub>	2	21	5	15	20		
t <sub>PHL</sub>	OLK	QA' OI QH'	4	25	8	18	ns		
<sup>t</sup> PZH	OE1, OE2	O . thru Ou	5	22	6	16			
<sup>t</sup> PZL	OE1, OE2	Q <sub>A</sub> thru Q <sub>H</sub>	6	27	8	22	ns		
<sup>t</sup> PZH	CO C1	O . thru O	5	27	7	17	20		
t <sub>PZL</sub>	S0, S1	Q <sub>A</sub> thru Q <sub>H</sub>	6	27	8	22	ns		
<sup>t</sup> PHZ	OE1, OE2	O . thru O .	1	15	1	8			
<sup>t</sup> PLZ	OE1, OE2	Q <sub>A</sub> thru Q <sub>H</sub>	4	38	5	15	ns		
<sup>t</sup> PHZ	SO 51	On thru Ou	1	16	1	12	ns		
t <sub>PLZ</sub>	S0, S1	Q <sub>A</sub> thru Q <sub>H</sub>	4	34	8	25	115		

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_{\Gamma} = t_{f} = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms







10-Jun-2014

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
83021022A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	83021022A SNJ54ALS 323FK	Samples
8302102RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8302102RA SNJ54ALS323J	Samples
8302102SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8302102SA SNJ54ALS323W	Samples
SN74ALS323N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS323N	Samples
SN74ALS323N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI	0 to 70		
SNJ54ALS323FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	83021022A SNJ54ALS 323FK	Samples
SNJ54ALS323J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8302102RA SNJ54ALS323J	Samples
SNJ54ALS323W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8302102SA SNJ54ALS323W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





10-Jun-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF SN54ALS323, SN74ALS323:

Catalog: SN74ALS323

Military: SN54ALS323

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.


  E. Falls within Mil—Std 1835 GDFP2—F20



## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Products Applications**

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

**OMAP Applications Processors** www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity