



P-Channel Enhancement-Mode Transistor

Characteristics

- P-channel Vertical DMOS
- Macro-Model (Subcircuit)
- Level 3 MOS
- Applicable for Both Linear and Switchmode
- Applicable Over a -55 to 125°C Temperature Range
- Models Gate Charge, Transient, and Diode Reverse Recovery Characteristics

Description

The attached SPICE Model describes typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model was extracted and optimized over a 25°C to 125°C temperature range under pulse conditions for 0 to -10 volt gate drives. Saturated output impedance model accuracy has been maximized for gate biases near threshold. A novel gate-to-drain feedback

capacitor network is used to model gate charge characteristics while avoiding convergence problems of switched C_{gd} model. Model parameter values are optimized to provide a best fit to measured electrical data and are not intended as an exact physical description of a device.

Model Subcircuit

This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.



Model Evaluation

P-Channel Device ($T_J=25^{\circ}\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Conditions	Typ	Unit
Static				
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	1.62	V
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} = -5\text{V}, V_{GS} = -10\text{V}$	474	A
		$V_{DS} = -5\text{V}, V_{GS} = -4.5\text{V}$	76	
Drain-Source On-State Resistance ^a	$r_{DS(on)}$	$V_{GS} = -10\text{V}, I_D = -15\text{A}$	0.009	Ω
		$V_{GS} = -4.5\text{V}, I_D = -15\text{A}$	0.015	
		$V_{GS} = -10\text{V}, I_D = -15\text{A}, T_J = 125^{\circ}\text{C}$	0.013	
Forward Transconductance ^a	g_{fs}	$V_{DS} = -15\text{V}, I_D = -15\text{A}$	29	S
Diode Forward Voltage ^a	V_{SD}	$I_F = I_S = -1.6\text{A}, V_{GS} = 0\text{V}$	0.8	V
Dynamic				
Total Gate Charge ^b	Q_g	$V_{DS} = -15\text{V}, V_{GS} = -10\text{V}, I_D = -45\text{A}$	92	nC
Gate-Source Charge ^b	Q_{gs}		22	
Gate-Drain Charge ^b	Q_{gd}		18	
Turn-On Delay Time ^{b,c}	$t_{d(on)}$	$V_{DD} = -15\text{V}, R_L = 0.33\Omega, I_D \cong -45\text{A}, V_{GEN} = -10\text{V}, R_G = 2.4\Omega$	69	ns
Rise Time ^{b,c}	t_r		129	
Turn-Off Delay Time ^{b,c}	$t_{d(off)}$		88	
Fall Time ^{b,c}	t_f		46	
Reverse Recovery Time	t_{rr}	$I_F = -45\text{A}, di/dt = 100\text{A}/\mu\text{s}$	54	

Notes:

- a) Pulse test: Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.
- b) Independent of operating temperature.
- c) Include only parasitic components presented in the model circuit



SPICE Device Model SUD45P03-10

Comparison of Model with Measured Data
($T_J=25^\circ\text{C}$ Unless Otherwise Noted)

