# BTM7750G

TrilithIC

**Automotive Power** 





## **Table of Contents**

	Table of Contents
1	Overview 3
<b>2</b> 2.1 2.2	Pin Configuration4Pin Assignment4Terms6
3	Block Diagram
4.1 4.2 4.3 4.4 4.5 4.6	Circuit Description         8           Input Circuit         8           Output Stages         8           Short Circuit Protection         8           Overtemperature Protection         8           Undervoltage Lockout         8           Status Flag         8
<b>5</b> 5.1 5.2 5.3 5.4	Electrical Characteristics10Absolute Maximum Ratings10Functional Range11Thermal Resistance11Electrical Characteristics12
6	Application Information
7	Package Outlines
8	Revision History



TrilithIC BTM7750G





## 1 Overview

#### **Features**

- · Quad D-MOS switch driver
- Free configurable as bridge or quad-switch
- Optimized for DC motor management applications
- Low R<sub>DS ON</sub>
  - High side: 70 m $\Omega$  typ. @ 25°C,180 m $\Omega$  max. @ 150°C Low side: 45 m $\Omega$  typ. @ 25°C, 105 m $\Omega$  max. @ 150°C
- Maximum peak current: typ. 12 A @ 25 °C
- Very low quiescent current: typ. 5 μA @ 25 °C
- · Small outline, enhanced power PG-DSO-package
- Operates up to 40 V
- · PWM frequencies up to 1 kHz
- · Status flag diagnosis
- · Short-circuit-protection
- Overtemperature shut down with hysteresis
- Internal clamp diodes
- · Under-voltage detection with hysteresis
- Green Product (RoHS compliant)
- AEC Qualified



PG-DSO-28-22

## Description

The **BTM7750G** is part of the **TrilithIC** family containing three dies in one package: One double high-side switch and two low-side switches. The drains of these three vertical DMOS chips are mounted on separated lead frames. The sources are connected to individual pins, so the **BTM7750G** can be used in H-bridge- as well as in any other configuration. Both the double high-side and the two low-side switches of the **BTM7750G** are manufactured in SMART SIPMOS® technology which combines low  $R_{\rm DS \,ON}$  vertical DMOS power stages with CMOS circuitry for control, protection and diagnosis.

Туре	Package	Marking
BTM7750G	PG-DSO-28-22	BTM7750G



# 2 Pin Configuration

## 2.1 Pin Assignment




Figure 1 Pin Assignment BTM7750G (Top View)



Table 1 Pin Definitions and Functions

Pin No.	Symbol	Function
1, 3, 25, 28	DL1	Drain of low-side switch1, lead frame 1 1)
2	IL1	Analog input of low-side switch1
4	N.C.	not connected
5, 10, 19, 24	DHVS	Drain of high-side switches and power supply voltage, lead frame 2 1)
6	GND	Ground
7	IH1	Digital input of high-side switch1
8	ST	Status of high-side switches; open Drain output
9	IH2	Digital input of high-side switch2
11	N.C.	not connected
12, 14, 15, 18	DL2	Drain of low-side switch2, lead frame 3 1)
13	IL2	Analog input of low-side switch2
16,17	SL2	Source of low-side switch2
20,21	SH2	Source of high-side switch2
22,23	SH1	Source of high-side switch1
26,27	SL1	Source of low-side switch1

<sup>1)</sup> To reduce the thermal resistance these pins are direct connected via metal bridges to the lead frame.

Pins written in **bold type** need power wiring.

Data Sheet 5 Rev. 1.0, 2007-06-15



## 2.2 Terms




Figure 2 Terms BTM7750G

Table 2

HS-Source-Current	Named during Short Circuit	Named during Leakage-Cond.			
$I_{SH1,2}$	$I_{SCPH}$	$I_{DL\;LK}$			



# 3 Block Diagram




Figure 3 Block Diagram BTM7750G



## 4 Circuit Description

## 4.1 Input Circuit

The control inputs IH1,2 consist of TTL/CMOS compatible Schmitt-Triggers with hysteresis. Buffer amplifiers are driven by these stages and convert the logic signal into the necessary form for driving the power output stages. The inputs are protected by ESD clamp-diodes. The inputs IL1 and IL2 are connected to the internal gate-driving units of the N-channel vertical power-MOS-FETs.

## 4.2 Output Stages

The output stages consist of an low  $R_{\rm DSON}$  Power-MOS H-bridge. In H-bridge configuration, the D-MOS body diodes can be used for freewheeling when communicating inductive loads. If the high-side switches are used as single switches, positive and negative voltage spikes which occur when driving inductive loads are limited by integrated power clamp diodes.

#### 4.3 Short Circuit Protection

The outputs are protected against

- output short circuit to ground
- output short circuit to the supply voltage, and
- overload (load short circuit).

An internal OP-Amp controls the Drain-Source-Voltage by comparing the DS-Voltage-Drop with an internal reference voltage. Above this trip point the OP-Amp reduces the output current depending on the junction temperature and the drop voltage.

### 4.4 Overtemperature Protection

The high-side and the low-side switches also incorporate an over temperature protection circuit with hysteresis which switches off the output transistors. In the case of the high-side switches, the status output is set to low.

### 4.5 Undervoltage Lockout

When  $V_{\rm S}$  reaches the switch-on voltage  $V_{\rm UVON}$  the IC becomes active with a hysteresis. The High-Side output transistors are switched off if the supply voltage  $V_{\rm S}$  drops below the switch off value  $V_{\rm UVOFF}$ .

### 4.6 Status Flag

The status flag output is an open drain output with zener-diode which requires a pull-up resistor, as shown in the application circuit in **Figure 4 "Application Example BTM7750G" on Page 15**. Various errors as listed in the table "Diagnosis" are reported by switching the open drain output ST to low.

Data Sheet 8 Rev. 1.0, 2007-06-15



Table 3 Truth table and Diagnosis (valid only for the High-Side-Switches)

IH1	IH2	SH1	SH2	ST	Remarks	
Inputs		Outputs				
0	0	L	L	1	stand-by mode	
0	1	L	Н	1	switch2 active	
1	0	Н	L	1	switch1 active	
1	1	Н	Н	1	both switches	
					active	
0	Χ	L	Χ	1		
1	X	L	X	0	detected	
Х	0	Х	L	1		
X	1	X	L	0	detected	
0	0	L	L	1		
X	1	L	L	0	detected	
1	X	L	L	0	detected	
Х	Х	L	L	1	not detected	
	0 0 1 1 1 0 1 X X X 0 X	0 0 0 1 1 1 0 1 1 X X 0 X 1 0 0 X 1 1 X X 1 1 X X 1 1 X X 1 1 X X 1 1 X X 1 1 X X 1 1 X X 1 1 X X 1 1 X X 1 1 X X 1 1 X X 1 1 X X 1 1 X X 1 1 X X X 1 1 X X X 1 1 X X X 1 1 X X X 1 1 X X X 1 1 X X X 1 1 X X X 1 1 X X X X 1 1 X	Inputs   Output	Inputs   Outputs	Inputs   Outputs	

Inputs:Outputs:Status:0 = Logic LOWZ = Output in tristate condition1 = No error1 = Logic HIGHL = Output in sink condition0 = Error

X = don't care H = Output in source condition

X = Voltage level undefined

Data Sheet 9 Rev. 1.0, 2007-06-15



## **5** Electrical Characteristics

## 5.1 Absolute Maximum Ratings

### Absolute Maximum Ratings<sup>1)</sup>

 $-40 \, ^{\circ}\text{C} < T_{i} < 150 \, ^{\circ}\text{C}$ 

Pos.	Parameter	Symbol	Limit Values		Unit	Remarks	
			min.	max.			
High-S	ide-Switches (Pins DHVS, IH1,2 and SH1	,2)	1		<b>"</b>		
5.1.1	Supply voltage	$V_{S}$	- 0.3	42	V	_	
5.1.2	Supply voltage for full short circuit protection	$V_{S(SCP)}$	_	28	V		
5.1.3	HS-drain current <sup>2)</sup>	$I_{S}$	<b>-7</b>	3)	Α	$T_{\rm A}$ = 25°C; $t_{\rm P}$ < 100 ms	
5.1.4	HS-input current	$I_{IH}$	- 5	5	mA	Pin IH1 and IH2	
5.1.5	HS-input voltage	$V_{IH}$	<b>– 10</b>	16	V	Pin IH1 and IH2	
Status	Output ST	*!	-	-	•		
5.1.6	Status pull up voltage	$V_{ST}$	- 0.3	5.4	V		
5.1.7	Status Output current	$I_{ST}$	- 5	5	mA	Pin ST	
5.1.8	Low-Side-Switches (Pins DL1,2, IL1,2 a	and SL1,2	)		•		
5.1.9	Drain-Source-Clamp voltage	$V_{DSL}$	42	_	V	$V_{\rm IL}$ = 0 V; $I_{\rm D}$ $\leq$ 1 mA	
5.1.10	Supply voltage for short circuit protection	$V_{\mathrm{DSL(SCP)}}$	_	30	V	V <sub>IL</sub> = 5 V	
5.1.11			_	20	V	V <sub>IL</sub> = 10 ∨	
5.1.12	LS-drain current <sup>2)</sup>	$I_{DL}$	<b>-7</b>	3)	Α	$T_{\rm A}$ = 25°C; $t_{\rm P}$ < 100 ms	
5.1.13	LS-input voltage	$V_{IL}$	- 0.3	10	V	_	
Tempe	ratures		1		•		
5.1.14	Junction temperature	$T_{\rm j}$	- 40	150	°C	_	
5.1.15	Storage temperature	$T_{stg}$	- 55	150	°C	_	
ESD P	rotection <sup>4)</sup>		1		•		
5.1.16	Input LS-Switch	$V_{ESD}$	_	2	kV		
5.1.17	Input HS-Switch	$V_{ESD}$	_	1	kV		
5.1.18	Status HS-Switch	$V_{ESD}$	_	2	kV		
5.1.19	Output LS and HS-Switch	$V_{ESD}$	-	8	kV	all other pins connected to Ground	

<sup>1)</sup> Not subject to production test; specified by design

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

Data Sheet 10 Rev. 1.0, 2007-06-15

<sup>2)</sup> Single pulse

<sup>3)</sup> Internally limited

<sup>4)</sup> ESD susceptibility HBM according to EIA/JESD22-A114-B (1.5k $\Omega$ , 100pF)



## 5.2 Functional Range

Pos.	Parameter	Symbol	Limit Values		Unit	Remarks	
			min.	max.			
5.2.20	Supply voltage	$V_{S}$	$V_{UVOFF}$	42	V	After $V_{\rm S}$ rising above $V_{\rm UVON}$	
5.2.21	Input voltage HS	$V_{IH}$	- 0.3	15	V	_	
5.2.22	Input voltage LS	$V_{IL}$	- 0.3	10	V	_	
5.2.23	Status output current	$I_{ST}$	0	2	mA	_	
5.2.24	Junction temperature	$T_{\rm j}$	<b>- 40</b>	150	°C	_	

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table

## 5.3 Thermal Resistance

Pos.	Parameter	Symbol	Limit Values			Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Limit Values		Conditions
			Min.	Тур.	Max.																																											
5.3.25	LS-junction to soldering point <sup>1)</sup>	$R_{thJSP}$	_	-	20	K/W	measured to pin 3 or 12																																									
5.3.26	HS-junction to soldering point <sup>1)</sup>	$R_{thJSP}$	_	-	20	K/W	measured to pin 19																																									
5.3.27	Junction to Ambient <sup>1)</sup>	$R_{thJA}$	_	36	_	K/W	2)																																									
	$R_{\text{thJA}} = T_{\text{j(HS)}} / (P_{\text{(HS)}} + P_{\text{(LS)}})$																																															

<sup>1)</sup> Not subject to production test, specified by design.

Data Sheet 11 Rev. 1.0, 2007-06-15

<sup>2)</sup> Specified  $R_{\rm thJA}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (chip+package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu).



## 5.4 Electrical Characteristics

 $I_{\rm SH1}$  =  $I_{\rm SH2}$  =  $I_{\rm SL1}$  =  $I_{\rm SL2}$  = 0 A; - 40  $^{\circ}$ C <  $T_{\rm j}$  < 150  $^{\circ}$ C; 8 V <  $V_{\rm S}$  < 18 V unless otherwise specified

Pos.	Parameter	Symbol	Limit Values			Unit	<b>Test Condition</b>
			min.	typ.	max.		
Current	Consumption HS-switch	1			-	II.	1
5.4.28	Quiescent current	$I_{S}$	_	5	9	μΑ	IH1 = IH2 = 0 V T <sub>j</sub> = 25 °C
			_	_	13	μΑ	IH1 = IH2 = 0 V
5.4.29	Supply current; one HS-switch active	$I_{S}$	-	1.65	3.3	mA	IH1 or IH2 = 5 V $V_{\rm S}$ = 12 V
5.4.30	Supply current; both HS-switches active	$I_{S}$	_	3.3	6.6	mA	IH1 and IH2 = 5 V $V_{\rm S}$ = 12 V
5.4.31	Leakage current of high-side switch	I <sub>SH LK</sub>	-	_	6	μΑ	$V_{\rm IH} = V_{\rm SH} = 0 \text{ V}$ $V_{\rm S} = 12 \text{ V}$
5.4.32	Leakage current through logic GND in free wheeling condition	$I_{\text{LKCL}} = I_{\text{FH}} + I_{\text{SH}}$	_	_	10	mA	$I_{\text{FH}}$ = 3 A $V_{\text{S}}$ = 12 V
Current	Consumption LS-switch				·		
5.4.33	Input current	$I_{IL}$	-	8	30	μΑ	$V_{\rm IL}$ = 5 V; normal operation
			_	160	300	μΑ	$V_{\rm IL}$ = 5 V; failure mode
5.4.34	Leakage current of low-side switch	$I_{DL\;LK}$	-	2	10	μΑ	$V_{\rm IL}$ = 0 V $V_{\rm DSL}$ = 18 V
Under \	/oltage Lockout HS-switch					'	
5.4.35	Switch-ON voltage	$V_{UVON}$	_	_	4.8	V	$V_{\rm S}$ increasing
5.4.36	Switch-OFF voltage	$V_{UVOFF}$	1.8	_	3.5	V	$V_{\rm S}$ decreasing
5.4.37	Switch ON/OFF hysteresis	$V_{UVHY}$	_	1	_	V	$V_{\rm UVON} - V_{\rm UVOFF}$
Output	stages				·		
5.4.38	Inverse diode of high-side switch; Forward-voltage	$V_{FH}$	_	0.8	1.2	V	I <sub>FH</sub> = 3 A
5.4.39	Inverse diode of low-side switch; Forward-voltage	$V_{FL}$	-	0.8	1.2	V	<i>I</i> <sub>FL</sub> = 3 A
5.4.40	Static drain-source on-resistance of high-side switch	$R_{\rm DS~ON~H}$	-	70	_	mΩ	$I_{\rm SH}$ = 1 A; $V_{\rm S}$ = 12 $T_{\rm j}$ = 25 °C
			_	125	180	mΩ	$I_{SH}$ = 1 A; $V_{S}$ = 12 $T_{j}$ = 150 °C
5.4.41	Static drain-source on-resistance of low-side switch	R <sub>DS ON L</sub>	-	45	-	mΩ	$I_{\rm SL}$ = 1 A; $V_{\rm IL}$ = 5 V $T_{\rm j}$ = 25 °C
			_	75	105	mΩ	$I_{\rm SL}$ = 1 A; $V_{\rm IL}$ = 5 \ $T_{\rm i}$ = 150 °C

Data Sheet 12 Rev. 1.0, 2007-06-15



# $I_{\rm SH1}$ = $I_{\rm SH2}$ = $I_{\rm SL1}$ = $I_{\rm SL2}$ = 0 A; – 40 °C < $T_{\rm j}$ < 150 °C; 8 V < $V_{\rm S}$ < 18 V unless otherwise specified

Parameter	Symbol	Limit '	Values		Unit	Test Condition
		min.	typ.	max.		
ircuit of high-side switch to GND	-				'	
Initial peak SC current	$I_{SCPH}$	13	15	18	Α	$T_{\rm j}$ = $-40~{\rm ^{\circ}C}$
$t_{\text{del}}$ = 100 µs; $V_{\text{S}}$ = 12 V; $V_{\text{DSH}}$ = 12V		_	12	_	Α	T <sub>j</sub> = + 25 °C
		7	8.5	11	Α	T <sub>j</sub> = + 150 °C
ircuit of high-side switch to $V_{\mathtt{S}}$	-				'	
Output pull-down-resistor	$R_{O}$	8	15	35	kΩ	<i>V</i> <sub>DSL</sub> = 3 ∨
ircuit of low-side switch to $V_{ m s}$	-				'	
Initial peak SC current	$I_{SCPL}$	21	28	34	Α	T <sub>j</sub> = − 40 °C
$V_{\rm DSL}$ = 12V; $V_{\rm IL}$ = 5V;		_	22	_	Α	<i>T</i> <sub>j</sub> = 25 °C
$t_{\text{del}}$ = 250 µs		11	14	18	Α	<i>T</i> <sub>j</sub> = 150 °C
I Shutdown <sup>1)</sup>	-				'	
Thermal shutdown junction temperature	$T_{\rm j~SD}$	155	180	190	°C	_
Thermal switch-on junction temperature	$T_{\rm j  SO}$	150	170	180	°C	-
Temperature hysteresis	$\Delta T$	_	10	_	°C	$\Delta T = T_{\rm jSD} - T_{\rm jSO}$
Flag Output ST of high-side switch	*			•	•	
Low output voltage	$V_{STL}$	_	0.2	0.6	V	$I_{\rm ST}$ = 1.6 mA
Leakage current		_	_	10	μΑ	<i>V</i> <sub>ST</sub> = 5 V
Zener-limit-voltage	$V_{STZ}$	5.4	_	_	V	$I_{\rm ST}$ = 1.6 mA
i	ircuit of high-side switch to GND  Initial peak SC current $t_{\rm del}$ = 100 µs; $V_{\rm S}$ = 12 V; $V_{\rm DSH}$ = 12V  ircuit of high-side switch to $V_{\rm S}$ Output pull-down-resistor ircuit of low-side switch to $V_{\rm S}$ Initial peak SC current $V_{\rm DSL}$ = 12V; $V_{\rm IL}$ = 5V; $t_{\rm del}$ = 250 µs  I Shutdown¹)  Thermal shutdown junction temperature Thermal switch-on junction temperature Temperature hysteresis Flag Output ST of high-side switch Low output voltage Leakage current	ircuit of high-side switch to GND  Initial peak SC current $t_{\rm del}$ = 100 µs; $V_{\rm S}$ = 12 V; $V_{\rm DSH}$ = 12V  ircuit of high-side switch to $V_{\rm S}$ Output pull-down-resistor $R_{\rm O}$ ircuit of low-side switch to $V_{\rm S}$ Initial peak SC current $V_{\rm DSL}$ = 12V; $V_{\rm IL}$ = 5V; $t_{\rm del}$ = 250 µs  I Shutdown¹)  Thermal shutdown junction temperature  Thermal switch-on junction temperature  Temperature hysteresis $\Delta T$ Flag Output ST of high-side switch  Low output voltage $V_{\rm STL}$ Leakage current  Initial peak SC current $I_{\rm STLK}$	ircuit of high-side switch to GND  Initial peak SC current $t_{\rm del}$ = 100 µs; $V_{\rm S}$ = 12 V; $V_{\rm DSH}$ = 12V  ircuit of high-side switch to $V_{\rm S}$ Output pull-down-resistor $R_{\rm O}$ 8  ircuit of low-side switch to $V_{\rm S}$ Initial peak SC current $V_{\rm DSL}$ = 12V; $V_{\rm IL}$ = 5V; $t_{\rm del}$ = 250 µs  I Shutdown¹)  Thermal shutdown junction temperature  Thermal switch-on junction temperature  Temperature hysteresis $\Delta T$ —  Flag Output ST of high-side switch  Low output voltage $V_{\rm STL}$ —  Leakage current $I_{\rm STLK}$ —		ircuit of high-side switch to GND	

Data Sheet 13 Rev. 1.0, 2007-06-15



 $I_{\rm sh1}$  =  $I_{\rm Sh2}$  =  $I_{\rm SL1}$  =  $I_{\rm SL2}$  = 0 A; – 40 °C <  $T_{\rm j}$  < 150 °C; 8 V <  $V_{\rm S}$  < 18 V unless otherwise specified

Pos.	Parameter	Symbol	Limit \	Values		Unit	<b>Test Condition</b>	
			min.	typ.	max.			
Switchi	ng times of high-side switch <sup>1)</sup>	,				"	I.	
5.4.51	Turn-ON-time to 90% $V_{\mathrm{SH}}$	$t_{\sf ON}$	_	85	180	μs	$R_{Load}$ = 12 $\Omega$	
5.4.52	Turn-OFF-time to 10% $V_{\mathrm{SH}}$	$t_{OFF}$	_	80	180	μs	$V_{\rm S}$ = 12 V	
5.4.53	Slew rate on 10 to 30% $V_{\mathrm{SH}}$	$dV/d_{tON}$	_	_	1.2	V/µs		
5.4.54	Slew rate off 70 to 40% $V_{\mathrm{SH}}$	$-dV/d_{tOFF}$	_	_	1.6	V/µs		
Switchi	ng times of low-side switch <sup>1)</sup>	"				'	,	
5.4.55	Turn-ON-time to 10% $V_{\rm DL}$	$t_{\sf ON}$	_	60	150	μs	$R_{Load} = 10 \Omega$	
5.4.56	Turn-OFF-time to 90% $V_{\mathrm{DL}}$	$t_{OFF}$	_	60	150	μs	$V_{\rm S}$ = 12 V $V_{\rm IL}$ = 0 to 5 V	
5.4.57	Slew rate on 70 to 50% $V_{\mathrm{DL}}$	$-dV/d_{tON}$	_	1	1.5	V/µs	$R_{Load} = 4.7 \Omega$	
5.4.58	Slew rate off 50 to 70% $V_{\mathrm{DL}}$	$dV/d_{tOFF}$	_	1	1.5	V/µs	$V_{\rm S}$ = 12 V $V_{\rm IL}$ = 0 to 5 V	
Contro	Inputs of high-side switches IH	1, 2	<u>'</u>	*	<u> </u>	*		
5.4.59	H-input voltage	$V_{IH\;High}$	_	_	2.5	V	_	
5.4.60	L-input voltage	$V_{IH\ Low}$	1	_	_	V	_	
5.4.61	Input voltage hysteresis	$V_{IHHY}$	_	0.3	_	V	_	
5.4.62	H-input current	$I_{IH\;High}$	15	30	60	μΑ	V <sub>IH</sub> = 5 V	
5.4.63	L-input current	$I_{IH\ Low}$	5	-	20	μΑ	V <sub>IH</sub> = 0.4 V	
5.4.64	Input series resistance	$R_{I}$	2.7	4	5.5	kΩ	_	
5.4.65	Zener limit voltage	$V_{IHZ}$	5.4	-	_	V	$I_{\rm IH}$ = 1.6 mA	
Control	Inputs IL1, 2			•	·	•		
5.4.66	Gate-threshold-voltage	$V_{IL\;th}$	0.9	1.7	2.2	٧	$I_{\rm DL}$ = 2 mA	

<sup>1)</sup> Not subject to production test; specified by design

Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specified mean values expected over the production spread. If not otherwise specified, typical characteristics apply at  $T_{\rm A}$  = 25 °C and the given supply voltage.

Data Sheet 14 Rev. 1.0, 2007-06-15



## 6 Application Information

Note: The following simplified application examples are given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device. The function of the described circuits must be verified in the real application




Figure 4 Application Example BTM7750G

Data Sheet 15 Rev. 1.0, 2007-06-15



## 7 Package Outlines




Figure 5 PG-DSO-28-22 (Plastic Transistor Single Outline Package)

### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Dimensions in mm



# 8 Revision History

Rev.	Date	Changes
1.0	2007-06-15	Initial Version
-		

Data Sheet 17 Rev. 1.0, 2007-06-15

Edition 2007-06-15

Published by Infineon Technologies AG 81726 Munich, Germany © 2007 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.