



# Dual Comparator/Terminator with Cable-Droop Compensation

## General Description

The MAX9955 high-speed, dual comparator/terminator IC includes a dual comparator and a terminator for each channel. The dual comparator features programmable cable-droop compensation at its input and offers low dispersion (timing variation) over a wide variety of input conditions, programmable hysteresis, and differential outputs. The terminator provides a 50Ω buffered termination to a programmed level. The MAX9955 comparator operating range is -1.1V to +3.6V, and the terminator operating range is -1.0V to +3.5V.

The MAX9955 comparator provides high-speed, open-collector outputs with internal 50Ω termination resistors that are compatible with doubly terminated 0.4V<sub>p-p</sub> (typ) CML. These features significantly reduce the discrete component count on the circuit board.

The MAX9955 power dissipation is only 800mW per channel under static conditions and 850mW per channel at 2Gbps toggling conditions. The device is available in a 64-pin, 10mm x 10mm body and 0.5mm pitch TQFP. A 5mm x 5mm exposed die paddle on the top of the package facilitates efficient heat removal. The device is specified to operate with an internal die temperature of +50°C to +90°C, and features a die temperature monitor output.

## Applications

High-Performance Memory Automated Test Equipment (DDR3, GDDR3, GDDR4)

High-Performance SOC Automated Test Equipment

Selector Guide and Typical Operating Circuit located at end of data sheet.

## Features

- ◆ Cable-Droop Compensation
- ◆ 55ps Input Equivalent Rise/Fall Time
- ◆ 190ps Minimum Pulse Width
- ◆ Low Power Dissipation  
850mW per Channel at 2Gbps (typ)
- ◆ Low Timing Dispersion
- ◆ Integrated Terminator
- ◆ Comparator Hysteresis Control from 0 to 10mV


## Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX9955BDCCB	0°C to +70°C	64 TQFP-IDP*	C64E-4R

\*IDP = Inverted die paddle (exposed paddle on top of device).

**Note:** Device is available in both leaded and lead-free packaging. Specify lead free by adding a + symbol at the end of part number when ordering.

## Pin Configuration



# Dual Comparator/Terminator with Cable-Droop Compensation

## ABSOLUTE MAXIMUM RATINGS

V <sub>CC</sub> to GND	-0.3V to +8V
V <sub>EE</sub> to GND	-6V to +0.3V
V <sub>CC</sub> - V <sub>EE</sub>	-0.3V to +14V
V <sub>L</sub> to GND	-0.3V to +4.1V
DUT <sub>-</sub> to GND	-2V to +4.5V
CH <sub>-</sub> , NCH <sub>-</sub> , CL <sub>-</sub> , NCL <sub>-</sub> to GND	-0.3V to (V <sub>CCO_</sub> + 2V)
V <sub>CCO_</sub> to GND	-0.3V to +4.1V
OVL to GND	-0.3V to (V <sub>L</sub> + 0.3V)
OVL Current	±10mA
RST to GND	-0.3V to +5V
DTV <sub>-</sub> , CHV <sub>-</sub> , CLV <sub>-</sub> to GND	-2V to +4.5V
CHV <sub>-</sub> or CLV <sub>-</sub> to DUT <sub>-</sub>	±5V

COS <sub>-</sub> , COL <sub>-</sub> to GND	-0.3V to +4.1V
HYS <sub>-</sub> Current	±1mA
All Other Pins to GND	(V <sub>EE</sub> - 0.3V) to (V <sub>CC</sub> + 0.3V)
TEMP Current	-0.5mA to +20mA
DUT <sub>-</sub> Current	±80mA
DUT <sub>-</sub> Short Circuit to -1.0V to +3.5V	Continuous
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
MAX9955 (derate 125mW/°C above +70°C)	10W*
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+125°C
Lead Temperature (soldering, 10s)	+300°C

\*Dissipation wattage value is based on still air with no heat sink. Actual maximum power dissipation is a function of heat extraction technique and may be substantially higher.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = 7V, V<sub>EE</sub> = -5V, V<sub>L</sub> = 3.3V, V<sub>CCO\_</sub> = 3.3V, V<sub>CHV\_</sub> = V<sub>CLV\_</sub> = 0, V<sub>DTV\_</sub> = 0.5V, V<sub>COS\_</sub> = V<sub>COL\_</sub> = 0, HYS<sub>-</sub> = unconnected, T<sub>J</sub> = +70°C, unless otherwise noted. All temperature coefficients are measured at T<sub>J</sub> = +50°C to +90°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES						
Positive Supply	V <sub>CC</sub>		6.75	7.0	7.50	V
Negative Supply	V <sub>EE</sub>		-5.50	-5.0	-4.75	V
Positive Supply Current	I <sub>CC</sub>	R <sub>L</sub> ≥ 10MΩ (Note 2)	102	112	121	mA
Negative Supply Current	I <sub>EE</sub>	R <sub>L</sub> ≥ 10MΩ (Note 2)	150	162	174	mA
Power Dissipation (Note 2)	P <sub>D</sub>	R <sub>L</sub> ≥ 10MΩ		1.6	1.8	W
		V <sub>DUT_</sub> = 0 to 2V at 2Gbps, V <sub>DTV_</sub> = 1V (Note 3)		1.7		
DUT_ CHARACTERISTICS						
Operating Voltage Range	V <sub>DUT</sub>	(Note 4)	-1.1		+3.5	V
Input Return Loss (Note 5)		1GHz		-24		dB
		2GHz		-20		
Input Return Loss by Time Domain Reflectometry		V <sub>DUT_</sub> = 0 to 1V, t <sub>R</sub> = t <sub>F</sub> = 150ps (Note 6)		6.0		%
LEVEL PROGRAMMING INPUTS (DTV_, CHV_, CLV_, COS_, COL_)						
Input Bias Current	I <sub>BIAS</sub>				±25	μA
Settling Time		To 0.1% of full-scale change (Note 5)		1		μs
SINGLE-ENDED CONTROL INPUT (RST)						
Input High Voltage	V <sub>IH</sub>		1.65		3.50	V
Input Low Voltage	V <sub>IL</sub>		-0.10		+0.85	V
Input Bias Current	I <sub>B</sub>				±25	μA
SINGLE-ENDED OUTPUT (OVL)						
Digital Supply	V <sub>L</sub>		3.0	3.3	3.6	V

# Dual Comparator/Terminator with Cable-Droop Compensation

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{CC} = 7V$ ,  $V_{EE} = -5V$ ,  $V_L = 3.3V$ ,  $V_{CCO\_} = 3.3V$ ,  $V_{CHV\_} = V_{CLV\_} = 0$ ,  $V_{DTV\_} = 0.5V$ ,  $V_{COS\_} = V_{COL\_} = 0$ ,  $HYS\_ =$  unconnected,  $T_J = +70^{\circ}C$ , unless otherwise noted. All temperature coefficients are measured at  $T_J = +50^{\circ}C$  to  $+90^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Digital Supply Current	$I_L$	$ROV_L =$ open	0.5	1	2.0	mA
Output High Voltage			$V_L - 0.4$		$V_L$	V
Output Low Voltage			0		0.4	V
Rise and Fall Time		$C_L = 20pF$		3.6		ns
Overcurrent Detect Threshold			$\pm 50$		$\pm 80$	mA
<b>TEMPERATURE MONITOR (TEMP)</b>						
Nominal Voltage		$T_J = +70^{\circ}C$ , $R_L \geq 10M\Omega$ (Note 8)	3.30	3.52	3.75	V
Temperature Coefficient				+10		mV/ $^{\circ}C$
Output Resistance		$I_{TEMP} = 0\mu A$ , $10\mu A$	18	24	30	k $\Omega$
<b>COMPARATORS (Note 9)</b>						
<b>DC CHARACTERISTICS</b>						
Input Voltage Range	$V_{IN}$		-1.1		+3.6	V
Differential Input Voltage	$V_{DIFF}$		$\pm 4.7$			V
Offset Voltage	$V_{OS}$	$V_{DUT\_} = 1.5V$ , $COS = 0V$ , $COL = 0V$			$\pm 20$	mV
		$V_{DUT\_} = 1.5V$ , $COS = 3.3V$ , $COL = 3.3V$			$\pm 20$	
Offset-Voltage Temperature Coefficient				$\pm 50$		$\mu V/^{\circ}C$
Common-Mode Rejection Ratio	CMRR	$V_{DUT\_} = -1.1V$ , $+3.6V$ (Note 10)		$\pm 0.3$	$\pm 3.0$	mV/V
Linearity Error		$V_{DUT\_} = -1.1V$ , $+1V$ , $+3.6V$ (Note 11)			$\pm 15$	mV
Power-Supply Rejection Ratio	PSRR	$V_{DUT\_} = 1.5V$ (Note 12)		$\pm 0.3$	$\pm 3.0$	mV/V
Gain				360		V/V
<b>HYSTERESIS</b>						
Hysteresis Range		$R_{HYS} =$ open, $2k\Omega$ (Note 13)	0		10	mV
Input Hysteresis		$R_{HYS} =$ open		1.0		mV
		$R_{HYS} = 3.3k\Omega$		2.5		
		$R_{HYS} = 2.7k\Omega$		6.5		
		$R_{HYS} = 2.4k\Omega$		9.5		
Hysteresis Setting Accuracy		$R_{HYS} = 3.0k\Omega$ (5mV setting)		$\pm 2$		mV
<b>AC CHARACTERISTICS (Note 14)</b>						
Input Equivalent Rise and Fall Time		$t_R = t_F = 60ps$ , 20% to 80% (Note 7)		55	90	ps
Minimum Pulse Width	$t_{PW(MIN)}$	$t_R = t_F = 80ps$ , (Notes 7, 15)		190	250	ps
Prop Delay	$t_{PDL}$	(Note 7)	0.35	0.5	0.65	ns
Prop-Delay Temperature Coefficient				+0.5		ps/ $^{\circ}C$
Prop Delay Match, High/Low vs. Low/High		(Note 7)		$\pm 5$	$\pm 20$	ps
Prop Delay Match, Comparators within Package		(Note 16)		$\pm 5$		ps

# Dual Comparator/Terminator with Cable-Droop Compensation

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{CC} = 7V$ ,  $V_{EE} = -5V$ ,  $V_L = 3.3V$ ,  $V_{CCO\_} = 3.3V$ ,  $V_{CHV\_} = V_{CLV\_} = 0$ ,  $V_{DTV\_} = 0.5V$ ,  $V_{COS\_} = V_{COL\_} = 0$ ,  $HYS\_ =$  unconnected,  $T_J = +70^\circ C$ , unless otherwise noted. All temperature coefficients are measured at  $T_J = +50^\circ C$  to  $+90^\circ C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Prop Delay Dispersion vs. Common Mode (Notes 7, 17)		$V_{CHV\_} = V_{CLV\_} = 0$ to 2V, relative to 0.5V		$\pm 2$	$\pm 10$	ps
		$V_{CHV\_} = V_{CLV\_} = -1.1V$ to +3.6V, relative to 0.5V		$\pm 15$	$\pm 25$	
Waveform Tracking, 10% to 90%		$V_{CHV\_} = V_{CLV\_} = 0.1V$ to 0.9V, $V_{DUT\_} = 1V_{P-P}$ , $t_R = t_F = 150ps$ , 10% to 90% relative to timing at 50% point (Note 7)		$\pm 10$	$\pm 35$	ps
Prop Delay Dispersion vs. Pulse Width (Note 7)		$V_{DUT\_} = 1V_{P-P}$ , 0.5ns to 24.5ns pulse width, relative to 12.5ns pulse width, $t_R = t_F = 80ps$		$\pm 10$	$\pm 20$	ps
		$V_{DUT\_} = 1V_{P-P}$ , 0.2ns to 24.8ns pulse width, relative to 12.5ns pulse width, $t_R = t_F = 80ps$		$\pm 15$	$\pm 25$	
Prop Delay Dispersion vs. Slew Rate		$V_{DUT\_} = 1V_{P-P}$ , 2V/ns to 6V/ns slew rate, relative to 4V/ns slew rate (Note 7)		$\pm 15$	$\pm 35$	ps
Peaking		$V_{COS\_} = V_{COL\_} = 0$		0		%
		$V_{COS\_} = 0$ , $V_{COL\_} = 3.3V$		20		
		$V_{COS\_} = 3.3V$ , $V_{COL\_} = 0$		20		
		$V_{COS\_} = V_{COL\_} = 3.3V$ (Note 7)	20	40		
Input Voltage Range $COS\_$ , $COL\_$		(Note 7)	0		3.3	V
<b>LOGIC OUTPUTS (<math>CH\_</math>, <math>NCH\_</math>, <math>CL\_</math>, <math>NCL\_</math>)</b>						
$V_{CCO\_}$ Voltage Range	$V_{VCCO\_}$		1.0		3.6	V
$V_{CCO\_}$ Current	$I_{VCCO\_}$			70		mA
Output High Voltage	$V_{OH}$	$I_{CH\_} = I_{NCH\_} = I_{CL\_} = I_{NCL\_} = 0$	$V_{CCO\_} - 0.1$	$V_{CCO\_} - 0.03$	$V_{CCO\_} + 0.02$	V
Output Low Voltage	$V_{OL}$	$I_{CH\_} = I_{NCH\_} = I_{CL\_} = I_{NCL\_} = 0$		$V_{CCO\_} - 0.8$		V
Output Voltage Swing		$I_{CH\_} = I_{NCH\_} = I_{CL\_} = I_{NCL\_} = 0$	750	800	850	mV
Internal Output Termination Resistor	$R_{TERM}$	Single-ended measurement from $V_{CCO\_}$ to $CH\_$ , $NCH\_$ , $CL\_$ , $NCL\_$	48	50	52	$\Omega$
Differential Rise and Fall Times	$t_R$ , $t_F$	20% to 80%		90		ps
<b>TERMINATOR</b>						
<b>DC CHARACTERISTICS (<math>R_L \geq 10M\Omega</math>)</b>						
$DTV\_$ Voltage Range	$V_{DTV\_}$	(Note 4)	-1.0		+3.5	V
Offset Voltage	$V_{OS}$	$V_{DTV\_} = 1.25V$			$\pm 20$	mV
Offset-Voltage Temperature Coefficient				$\pm 50$		$\mu V/^\circ C$
Gain	$A_V$	$V_{DTV\_} = 0$ and 2V	0.997		1.003	V/V

# Dual Comparator/Terminator with Cable-Droop Compensation

## ELECTRICAL CHARACTERISTICS (continued)

( $V_{CC} = 7V$ ,  $V_{EE} = -5V$ ,  $V_L = 3.3V$ ,  $V_{CCO\_} = 3.3V$ ,  $V_{CHV\_} = V_{CLV\_} = 0$ ,  $V_{DTV\_} = 0.5V$ ,  $V_{COS\_} = V_{COL\_} = 0$ ,  $HYS\_ =$  unconnected,  $T_J = +70^{\circ}C$ , unless otherwise noted. All temperature coefficients are measured at  $T_J = +50^{\circ}C$  to  $+90^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Gain Temperature Coefficient				-20		ppm/ $^{\circ}C$
Linearity Error		$V_{DTV\_} = -1V, +1V, +3.5V$ (Note 11)			$\pm 15$	mV
Power-Supply Rejection Ratio	PSRR	$V_{DTV\_} = 1.5V$ (Note 12)			$\pm 18$	mV/V
DC Output Resistance	$R_{DUT\_}$	$V_{DTV\_} = 1.25V$ , $I_{DUT\_} = 8mA$ , $\Delta I_{DUT\_} = \pm 2.5mA$ (Note 18)	48	50	52	$\Omega$
DC Output Resistance Variation		$V_{DTV\_} = 1.25V$ , $I_{DUT\_} = \pm 1mA, \pm 8mA$ , $\Delta I_{DUT\_} = \pm 2.5mA$		0.3	1	$\Omega$
		$V_{DTV\_} = 1.25V$ , $I_{DUT\_} = \pm 1mA, \pm 8mA$ , $\pm 15mA, \pm 40mA$ , $\Delta I_{DUT\_} = \pm 2.5mA$		0.8	2	

**Note 1:** All minimum and maximum values are tested at nominal supply voltages and  $T_J = +70^{\circ}C$  with an accuracy of  $\pm 15^{\circ}C$ , unless otherwise noted. Rise and fall times are measured using 10% and 90% points, unless otherwise noted.

**Note 2:** Total for dual device.

**Note 3:** Does not include above ground internal dissipation of the comparator outputs. Additional power dissipation is typically  $(64mA \times V_{VCCO\_})$ .

**Note 4:** Externally forced voltages may exceed this range provided that the Absolute Maximum Ratings are not exceeded.

**Note 5:** Based on simulation results only.

**Note 6:** Output return loss by time domain reflectometry (%) =  $100 \times (\text{reflection amplitude} / \text{drive amplitude})$ . See Figure 1.




Figure 1. TDR Return Loss

**Note 7:** Guaranteed by design and characterization. Not production tested.

**Note 8:** Verified at wafer sort.

**Note 9:** With the exception of offset and gain/CMRR tests, reference input values are calibrated for offset and gain.

**Note 10:** Change in offset voltage over the input range.

**Note 11:** Relative to straight line between 0 and 2V.

**Note 12:** Change in offset voltage with power supplies independently set to their minimum and maximum values.

**Note 13:** Minimum specification not tested. Under the condition  $R_{HYS} =$  open, the circuit is designed to have no hysteresis.

**Note 14:** Unless otherwise noted, all comparator AC characteristics are measured at 40MHz,  $V_{DUT\_} = 0$  to  $+1V$ ,  $V_{CHV\_} = V_{CLV\_} = +0.5V$ ,  $t_r = t_f = 150ps$ ,  $Z_S = 50\Omega$ ,  $V_{DTV\_} = +0.5V$ . Comparator outputs are terminated with  $50\Omega$  to  $1.25V$  and  $V_{CCO\_} = 2.5V$ . Measured from  $V_{DUT\_}$  crossing calibrated  $CHV\_/CLV\_$  threshold to crossing point of differential outputs.

**Note 15:** At this pulse width, the output reaches at least 90% of its DC voltage swing. The pulse width is measured at the crossing points of the differential outputs.

**Note 16:** Rising edge to rising edge or falling edge to falling edge.










**Note 17:**  $V_{DUT\_} = 1V_{P-P}$ . Overdrive = 500mV.

**Note 18:** Nominal target value is  $50\Omega$ . Contact factory for alternate trim selections within the  $45\Omega$  to  $51\Omega$  range.

# Dual Comparator/Terminator with Cable-Droop Compensation

## Typical Operating Characteristics

( $T_J = +70^\circ\text{C}$ , unless otherwise noted.)




# Dual Comparator/Terminator with Cable-Droop Compensation


## Typical Operating Characteristics (continued)

( $T_J = +70^\circ\text{C}$ , unless otherwise noted.)


**COMPARATOR REDIGITIZATION WITH CABLE COMPENSATION, RISING EDGE**




**COMPARATOR WAVEFORM TRACKING WITHOUT CABLE COMPENSATION**




**COMPARATOR WAVEFORM TRACKING WITH CABLE COMPENSATION**




**COMPARATOR DIFFERENTIAL OUTPUT RESPONSE**



**COMPARATOR OFFSET vs. TEMPERATURE**



**COMPARATOR HYSTERESIS vs. RHYS\_ TO GND**




# Dual Comparator/Terminator with Cable-Droop Compensation


## Typical Operating Characteristics (continued)

( $T_J = +70^\circ\text{C}$ , unless otherwise noted.)


**COMPARATOR HYSTERESIS  
vs. TEMPERATURE**




**TERMINATOR LINEARITY ERROR  
vs. OUTPUT VOLTAGE**




**TERMINATOR OFFSET  
vs. TEMPERATURE**




**TERMINATOR GAIN  
vs. TEMPERATURE**



**TERMINATOR OUTPUT RESISTANCE  
vs. I\_DUT\_**



**POSITIVE SUPPLY CURRENT  
vs. TEMPERATURE**








# Dual Comparator/Terminator with Cable-Droop Compensation

## Typical Operating Characteristics (continued)

( $T_J = +70^\circ\text{C}$ , unless otherwise noted.)



## Pin Description

PIN	NAME	FUNCTION
1, 6, 16, 17, 28, 32, 33, 40, 41, 48, 49, 53, 64	GND	Ground Connection
2, 5, 12, 15, 18, 23, 29, 52, 58, 63	$V_{CC}$	Positive Power-Supply Input
3	DUT1	Channel 1 Device-Under-Test Input. Combined input for comparator and terminator.
4, 11, 13, 19, 24, 30, 31, 50, 51, 57, 62	$V_{EE}$	Negative Power-Supply Input
7	$V_L$	Logic Power-Supply Input. Sets the $V_{OH}$ level for OVL.
8	OVL	Overcurrent Flag Output. OVL goes high when the terminator buffer of channel 1 or 2 exceeds the current limit.
9	RST	Reset Input. Resets the OVL flag to low and closes the buffer output switch.
10	TEMP	Temperature Monitor Output
14	DUT2	Channel 2 Device-Under-Test Input. Combined input for comparator and terminator.
20	DTV2	Channel 2 Terminator Reference Input
21	CHV2	Channel 2 High Comparator Reference Input
22	CLV2	Channel 2 Low Comparator Reference Input
25	HYS2	Channel 2 Hysteresis Input
26	COS2	Channel 2 Short-Duration Cable-Droop Compensation Input

# Dual Comparator/Terminator with Cable-Droop Compensation

## Pin Description (continued)

PIN	NAME	FUNCTION
27	COL2	Channel 2 Long-Duration Cable-Droop Compensation Input
34	VCCOH2	Channel 2 High Comparator Collector Voltage Input. Voltage input for channel 2 high comparator output termination resistors. Provides pullup voltage and current for the output termination resistors.
35	CH2	Channel 2 High Comparator Positive Output
36	NCH2	Channel 2 High Comparator Negative Output
37	VCCOL2	Channel 2 Low Comparator Collector Voltage Input. Voltage input for channel 2 low comparator output termination resistors. Provides pullup voltage and current for the output termination resistors.
38	NCL2	Channel 2 Low Comparator Negative Output
39	CL2	Channel 2 Low Comparator Positive Output
42	CL1	Channel 1 Low Comparator Positive Output
43	NCL1	Channel 1 Low Comparator Negative Output
44	VCCOL1	Channel 1 Low Comparator Collector Voltage Input. Voltage input for channel 1 low comparator output termination resistors. Provides pullup voltage and current for the output termination resistors.
45	NCH1	Channel 1 High Comparator Negative Output
46	CH1	Channel 1 High Comparator Positive Output
47	VCCOH1	Channel 1 High Comparator Collector Voltage Input. Voltage input for channel 1 high comparator output termination resistors. Provides pullup voltage and current for the output termination resistors.
54	COL1	Channel 1 Long-Duration Cable-Droop Compensation Input
55	COS1	Channel 1 Short-Duration Cable-Droop Compensation Input
56	HYS1	Channel 1 Hysteresis Input
59	CLV1	Channel 1 Low Comparator Reference Input
60	CHV1	Channel 1 High Comparator Reference Input
61	DTV1	Channel 1 Terminator Reference Input
—	EP	Exposed Paddle. Exposed paddle is used for heat removal. EP is internally connected to V <sub>EE</sub> . Connect EP to V <sub>EE</sub> or leave unconnected.

# Dual Comparator/Terminator with Cable-Droop Compensation

## Detailed Description

The MAX9955 high-speed, dual comparator/terminator IC includes a dual comparator and a terminator for each channel. The dual comparator provides low dispersion (timing variation) over a wide variety of input conditions, programmable cable-droop compensation, programmable hysteresis, and differential outputs. The terminator provides a  $50\Omega$  buffered termination to a programmed level. The MAX9955 comparator operat-

ing range is  $-1.1V$  to  $+3.6V$ , and the terminator operating range is  $-1.0V$  to  $+3.5V$ .

The MAX9955 comparator provides high-speed open-collector outputs with internal  $50\Omega$  termination resistors that are compatible with doubly terminated  $0.4V_{P-P}$  (typ) CML. These features significantly reduce the discrete component count on the circuit board and improve circuit performance. Figure 2 shows a functional diagram of the MAX9955.

MAX9955




Figure 2. Functional Diagram

# Dual Comparator/Terminator with Cable-Droop Compensation

## Buffer Termination and OVL

The MAX9955 provides a  $50\Omega$  series termination to the DTV\_ buffer output. The nominal terminator resistance is  $50\Omega$ . Contact factory for alternate trim selections within the  $45\Omega$  to  $51\Omega$  range.

Buffer output current is monitored and limited to  $\pm 50\text{mA}$  (min). The buffer output switch opens and OVL latches high when the output current exceeds  $\pm 50\text{mA}$ . Asserting RST closes the buffer output switch and resets OVL. The single RST input controls both channels.

## Comparators

The MAX9955 provides two independent high-speed comparators for each channel. Each comparator provides one input connected internally to DUT\_ and the other input connected to either CHV\_ or CLV\_ (see Figure 2). Comparator outputs are a logical result of the input conditions, as indicated in Table 1. The comparator

differential outputs are open collector to ease interfacing with a wide variety of logic families. Internal termination resistors switch a  $16\text{mA}$  current source between the two outputs (Figure 3). The termination resistors connect the outputs to voltage termination inputs VCCOH\_ and VCCOL\_. Connect the termination inputs to the desired VOH voltage. Each output provides a nominal  $800\text{mV}_{\text{P-P}}$  swing and  $50\Omega$  source termination. If an additional external  $50\Omega$  destination termination is used to double-terminate the line, the nominal  $800\text{mV}$  swing is halved.

Table 1. Comparator Logic

DUT_ > CHV_	DUT_ > CLV_	CL_, NCL_	CH_, NCH_
0	0	0	0
0	1	1	0
1	0	0	1
1	1	1	1




Figure 3. Comparator Functional Diagram

# Dual Comparator/Terminator with Cable-Droop Compensation

## Cable-Droop Compensation

The comparator inputs incorporate cable-droop compensation. At high frequencies, cable loss degrades the comparator input waveform at DUT<sub>-</sub>. The cable-droop circuit compensates this loss by adding two peaking single time-constant decaying waveforms to the DUT<sub>-</sub> waveform. In the frequency domain, the DUT<sub>-</sub> function is multiplied by two zero-pole pairs (see Figure 4). Analog voltage inputs COS<sub>-</sub> and COL<sub>-</sub> control the peaking amplitude. The time constants are fixed. COS<sub>-</sub> varies the amplitude of the high-frequency boost; its time constant is 50ps (typ). COL<sub>-</sub> varies the amplitude of the low-frequency boost; its time constant is 1.5ns (typ). See the *Typical Operating Characteristics* for peaking versus COS<sub>-</sub> and COL<sub>-</sub> voltages. Connect COS<sub>-</sub> and COL<sub>-</sub> to GND if compensation is not required.




Figure 4. Cable-Droop Compensation

## Hysteresis

The comparator function incorporates hysteresis. Hysteresis rejects noise and prevents oscillations on low-slew-rate input signals. External resistors control hysteresis levels. With HYS<sub>-</sub> unconnected, the programmed hysteresis is 0mV (min). Connect an external resistor between HYS<sub>-</sub> and GND to program nonzero hysteresis. See the *Typical Operating Characteristics* for resistance values.

## Temperature Monitor

The MAX9955 supplies a temperature output signal, TEMP, that asserts a 3.52V nominal output voltage at +70°C (343K) die temperature. The output voltage changes proportionally with temperature at 10mV/°C.

## Power-Supply Considerations

Bypass power supply pins VCC and VEE with 0.01μF capacitors to GND at the device, and use bulk bypassing of at least 10μF on each supply. Bypass VCCO<sub>-</sub> and VL with 0.01μF at the device.

## Chip Information

TRANSISTOR COUNT: 2297

PROCESS: Bipolar

# MAX9955

# MAX9955



# MAX9955

# MAX9955


# Dual Comparator/Terminator with Cable-Droop Compensation

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)

MAX9955

64L TQFP:EPS



# Dual Comparator/Terminator with Cable-Droop Compensation

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)

### NOTES:

1. ALL DIMENSIONS AND TOLERANCING CONFORM TO ANSI Y14.5-1982.
2. DATUM PLANE  $\square-H$  IS LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.  
ALLOWABLE MOLD PROTRUSION IS 0.25 MM ON D1 AND E1 DIMENSIONS.
4. THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY AS MUCH AS 0.15 MILLIMETERS.
5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. CONTROLLING DIMENSION: MILLIMETER.
7. MEET JEDEC MS-026 EXCEPT FOR COPLANARITY (SEE NOTE 8).
8. LEADS SHALL BE COPLANAR WITHIN 0.10 MM.
9. EXPOSED DIE PAD SHALL BE COPLANAR WITH BOTTOM OF PACKAGE WITHIN 2 MILS (0.05 MM).
10. REFER TO PRODUCT DATA SHEET FOR PACKAGE CODE.

SYMBOL	COMMON DIMENSIONS	
	ALL DIMENSIONS IN MILLIMETERS	
	JEDEC VARIATION ACD	
	MIN.	MAX.
A	$\sqrt{x}$	1.20
A <sub>1</sub>	0.05	0.15
A <sub>2</sub>	0.95	1.05
D	12.00 BSC.	
D <sub>1</sub>	10.00 BSC.	
E	12.00 BSC.	
E <sub>1</sub>	10.00 BSC.	
L	0.45	0.75
N	64	
e	0.50 BSC.	
b	0.17	0.27
b1	0.17	0.23

EXPOSED PAD VARIATIONS						
	D2			E2		
PKG CODE	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
C64E-4R	4.7	5.0	5.3	4.7	5.0	5.3
C64E-9R	5.7	6.0	6.3	5.7	6.0	6.3

	
<b>PROPRIETARY INFORMATION</b>	
<b>TITLE:</b> PACKAGE OUTLINE, 64L TQFP, 10x10x1.00mm EXPOSED PAD OPTION, INVERTED DIE PAD	
<b>APPROVAL</b>	<b>DOCUMENT CONTROL NO.</b> 21-0162
<b>REV.</b> A	<b>2/2</b>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**