



# AK9752

## Ultra-small IR Sensor IC with I<sup>2</sup>C I/F

### 1. General Description

The AK9752 is a very low power and ultra-small infrared-ray (IR) sensor module. It is composed of a quantum IR sensor and an integrated circuit (IC) for signal processing. The IR sensor's offset variation is calibrated at shipment. An integral analog-to-digital converter provides 16-bits data outputs. The AK9752 is applied for detecting human presence.

### 2. Features

- ☐ Quantum-type IR sensor
- ☐ Integrated Temperature sensor:      -30 ~ 85°C output on I<sup>2</sup>C bus
- ☐ 16-bits Digital outputs to I<sup>2</sup>C bus
- ☐ Integrated Digital filter:
  - IR sensor:      Cut-off frequency 2.5Hz, 0.9Hz, 0.45Hz
  - Temperature sensor:      Cut-off frequency 2.5Hz, 0.9Hz, 0.45Hz, 0.22Hz
- ☐ I<sup>2</sup>C interface:
  - Standard mode (100kHz) supported in case of external pull-up voltage VDD ~ 3.63V
  - Fast mode (400kHz) supported in case of external pull-up voltage VDD ~ 1.95V
- ☐ Interrupt Function
  - INTN pin can be used as a read-trigger or an interrupt request of signal level monitoring.
- ☐ Low Voltage Operation:      1.65 ~ 1.95V
- ☐ Low Current Consumption:      100μA (Max.) in case of 10Hz output (Continuous mode)  
    10μA (Typ.) in case of 1Hz output (Single shot mode)
- ☐ Ultra-small and Thin Package:      6-pin SON  
    2.2mm x 2.2mm x t0.6mm

### 3. Table of Contents

1. General Description .....	1
2. Features .....	1
3. Table of Contents .....	2
4. Block Diagram and Functions .....	4
4.1. Block Diagram.....	4
4.2. Functions .....	4
5. Pin Configurations and Functions .....	5
5.1. Pin Configurations .....	5
5.2. Functions .....	5
6. Absolute Maximum Ratings .....	6
7. Recommended Operating Conditions.....	6
8. Power Supply Conditions .....	6
9. Electrical Characteristics.....	7
9.1. Analog Characteristics.....	7
9.2. Digital Characteristics .....	7
9.2.1. DC Characteristics.....	7
9.2.2. AC Characteristics (1): Standard Mode (100 kHz).....	8
9.2.3. AC Characteristics (2): Fast Mode (400 kHz) .....	8
9.2.4. AC Characteristics (3): INTN.....	9
10. Functional Descriptions .....	10
10.1. Power Supply States.....	10
10.2. Reset functions .....	10
10.3. Operating Mode .....	10
10.4. Descriptions for each Operating Mode .....	11
10.4.1. Stand-by Mode (MODE [1:0] = "00") .....	11
10.4.2. Continuous Mode (MODE [1:0] = "01").....	11
10.4.3. Single Shot Mode (MODE [1:0] = "10") .....	11
10.5. Read Measurement Data.....	12
10.5.1. Normal Read-out Procedure.....	12
10.5.2. Read-out Data during a measurement Period.....	13
10.5.3. Skipping Data.....	13
10.5.4. End Operation.....	14
10.5.5. Example of Read-out Procedure .....	14
11. Serial Interface .....	16
11.1. Data Transfer.....	16
11.1.1. Changing state of the SDA line .....	16
11.1.2. Start / Stop Conditions .....	16
11.1.3. Acknowledge .....	17
11.1.4. Slave Address.....	18
11.1.5. Write Command.....	18
11.1.6. Read Command .....	19
12. Memory Map.....	20
13. Registers Functional Descriptions.....	21
14. Spectrum Sensitivity (Reference).....	29
15. Field of View (Reference).....	30
16. IR sensor output (Reference).....	31
17. Recommended External Circuits.....	32
18. Package.....	33
18.1. Outline Dimensions .....	33
18.2. Pad dimensions .....	34
18.3. Marking .....	35
19. Ordering Guide .....	35

20.	Revision History.....	35
-----	-----------------------	----

## 4. Block Diagram and Functions

### 4.1. Block Diagram




Figure 4.1 AK9752 Block Diagram


### 4.2. Functions

Table 4.1 Functions

Block	Function
IR Sensor	IR sensor element.
OSC	Built-in Oscillator.
TSENS	Built-in Temperature sensor.
IR AFE	Converting current from the IR sensor element into voltage signal. Also cancelling offset of the sensor signal.
ADC	Convert analog outputs of IR AFE and TSENS into digital signals.
Digital Filter	Digital filter (LPF) for ADC output. Cut-off frequency (Fc) is selectable.
I <sup>2</sup> C I/F	Interface to external host MCU. SCL and SDA pins are provided for I <sup>2</sup> C Interface. Standard mode (100kHz) is supported in case of external pull-up voltage VDD ~ 3.63V. Fast mode (400kHz) is supported in case of external pull-up voltage VDD ~ 1.95V.
POR	Power on reset circuit.

## 5. Pin Configurations and Functions

### 5.1. Pin Configurations



Note: Exposed pad internally connects to VSS pin.

Figure 5.1 Pin Configurations

### 5.2. Functions

Table 5.1 Functions

Pin No.	Name	I/O	Function
1	VSS	-	Ground Pin.
2	VDD2	-	Power Supply Pin. Connect together with VDD1 line on a board. (VDD2=VDD1=VDD)
3	VDD1	-	Power Supply Pin. Connect together with VDD2 line on a board. (VDD1=VDD2=VDD)
4	INTN	O	Interrupt Pin. It goes to "L" in the following cases. (1) ADC output is ready to be read. (2) IR output or Temperature Sensor output exceeds the specified threshold levels. INTN pin is an open drain output (N-type transistor), and connected to a power line of 1.65V ~ 3.63V through a pull-up resistor.
5	SDA	I/O	I <sup>2</sup> C Data In/Output Pin. A bidirectional pin which is used to transmit data into and out of the device. It is composed of a signal input and an open drain output (N-type transistor). SDA pin is connected to the following power line through a pull-up resistor. VDD ~ 3.63V at Standard mode (100kHz) VDD ~ 1.95V at Fast mode (400kHz) Refer to the note in "17. Recommended External Circuits"
6	SCL	I	I <sup>2</sup> C Clock Input Pin. Signal processing is executed at the rising and falling edge of SCL clock. SCL pin is connected to the following power line through a pull-up resistor. VDD ~ 3.63V at Standard mode (100kHz) VDD ~ 1.95V at Fast mode (400kHz) Refer to the note in "17. Recommended External Circuits"

## 6. Absolute Maximum Ratings

(VSS= 0V)

Parameter		Symbol	Min.	Max.	Unit
Power Supply	VDD1 pin, VDD2 pin	VDD	-0.3	2.5	V
Input Current	All pins	Iin	-10	10	mA
Output Current	All pins	Iout	-10	10	mA
Input Voltage	SDA pin, SCL pin, INTN pin	Vin	-0.3	4.5	V
Storage Temperature		Tst	-40	85	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device.

Normal operation is not guaranteed at these extremes.

## 7. Recommended Operating Conditions

(VSS= 0V)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply	VDD	1.65	1.8	1.95	V
Operating Temperature	Ta	-30		85	°C

## 8. Power Supply Conditions

(Unless otherwise specified, VDD1=VDD2=VDD= 1.65 ~ 1.95V, Ta= -30 ~ 85°C)

Parameter		Symbol	Min.	Typ.	Max.	Unit
Power Supply Rise Time (* 1, * 2)	Time until VDD is set to the operating voltage from 0.2V.	VDD1 pin, VDD2 pin	PSUP		50	ms
Power-on Reset Time (* 1, * 2)	Time until AK9752 becomes Stand-by Mode after PSUP.	VDD1 pin, VDD2 pin	PORT		100	μs
Shutdown Voltage (* 2, * 3)	Shutdown Voltage for POR re-starting.	VDD1 pin, VDD2 pin	SDV		0.2	V
Power Supply Interval Time (* 1, * 2, * 3)	Voltage retention time below SDV for POR re-starting.	VDD1 pin, VDD2 pin	PSINT	100		μs

Notes:

- \* 1. Reference data only, not tested.
- \* 2. Power-on Reset circuit detects the rising edge of VDD, resets the internal circuit, and initializes the registers. After Power-on reset, Stand-by Mode is selected.
- \* 3. The condition that POR surely works at the power-up the power-up again after power supply goes down. Unless this condition is satisfied, the reset may not be correctly performed.




Figure 8.1. Power Supply Conditions

## 9. Electrical Characteristics

### 9.1. Analog Characteristics

(Unless otherwise specified, VDD1=VDD2=VDD= 1.65 ~ 1.95V, Ta= -30 ~ 85°C)

Parameter		Symbol	Min.	Typ.	Max.	Unit
IR output resolution				16		bit
IR offset code (* 4)	• Temperature difference between object and sensor is zero.	SO0	-40	0	40	Code
IR output code (* 4)	• Object: Cavity Blackbody Φ22.2mm, 500K, Distance 10cm • Ambient temperature Ta= 25°C	SO1		13100		Code
Temperature sensor output resolution				16		bit
Temperature sensor Output code (* 4, * 5)	Ta= -30 °C	TO		-27726		Code
	Ta= 25 °C		-2016	0	2016	
	Ta= 85 °C			30247		
Temperature sensor Sensitivity		TOS		0.0019837		°C/Code
Averaged current consumption	Stand-by Mode MODE [1:0] = "00"	IDD0		1	10	μA
	Continuous Mode MODE [1:0] = "01"	IDD1			100	μA
	Single shot Mode (1Hz cycle) MODE [1:0] = "10"	IDD2		10		μA

Note:

\* 4. 2's complement

\* 5. Linear to internal temperature (excluding noise)

### 9.2. Digital Characteristics

#### 9.2.1. DC Characteristics

(Unless otherwise specified, VDD1=VDD2=VDD= 1.65 ~ 1.95V, Ta= -30 ~ 85°C)

Parameter		Symbol	Min.	Typ.	Max.	Unit
High level input Voltage (* 6)	SCL pin, SDA pin	VIH1	70%VDD			V
Low level input Voltage (* 7)	SCL pin, SDA pin	VIL1			30%VDD	V
Input current	Vin=VSS / VDD	IIN	-10		10	μA
Hysteresis Input Voltage (* 8)	SCL pin, SDA pin	VHS	10%VDD			V
Low level output Voltage	IOL= 3mA	SDA pin	VOL		20%VDD	V
	IOL=300μA	INTN pin				

Note:

\* 6. Max. 1.95V at Fast Mode, Max. 3.63V at Standard Mode

\* 7. Refer to the note in "17. Recommended External Circuits"

\* 8. Reference data only, not tested.

**9.2.2. AC Characteristics (1): Standard Mode (100 kHz)**

(Unless otherwise specified, VDD1=VDD2=VDD= 1.65 ~ 1.95V, Ta= -30 ~ 85°C)

**External pull-up voltage: VDD ~ 3.63V**

Parameter		Symbol	Min.	Typ.	Max.	Unit
SCL frequency		fSCL			100	kHz
SDA bus idle time to the next command input		fBUF	4.7			μs
Start condition Hold time		tHD:STA	4.0			μs
Clock Low period		tLOW	4.7			μs
Clock High period		tHIGH	4.0			μs
Start condition set-up time		tSU:STA	4.7			μs
Data hold time		tHD:DAT	0			μs
Data set-up time		tSU:DAT	250			ns
Rise time SDA, SCL (* 9)	SDA pin, SCL pin	tR			1.0	μs
Fall time SDA, SCL (* 9)	SDA pin, SCL pin	tF			0.3	μs
Stop condition set-up time		tSU:STO	4.0			μs

Note:

\* 9. Reference data only, not tested.

**9.2.3. AC Characteristics (2): Fast Mode (400 kHz)**

(Unless otherwise specified, VDD1=VDD2=VDD = 1.65 ~ 1.95V, Ta= -30 ~ 85°C)

**External pull-up voltage: VDD ~ 1.95V**

Parameter		Symbol	Min.	Typ.	Max.	Unit
SCL frequency		fSCL			400	kHz
Noise suppression time		tSP			50	ns
SDA bus idle time to the next command input		fBUF	1.3			μs
Start condition Hold time		tHD:STA	0.6			μs
Clock Low period		tLOW	1.3			μs
Clock High period		tHIGH	0.6			μs
Start condition set-up time		tSU:STA	0.6			μs
Data hold time		tHD:DAT	0			μs
Data set-up time		tSU:DAT	100			ns
Rise time SDA, SCL (* 10)	SDA pin, SCL pin	tR			0.3	μs
Fall time SDA, SCL (* 10)	SDA pin, SCL pin	tF			0.3	μs
Stop condition set-up time		tSU:STO	0.6			μs

Note:

\* 10. Reference data only, not tested.






Figure 9.1 Bus Timing

#### 9.2.4. AC Characteristics (3): INTN

(Unless otherwise specified, VDD1=VDD2=VDD= 1.65 ~ 1.95V, Ta= -30 ~ 85°C)

**External pull-up voltage: VDD ~ 3.63V**

Parameter		Symbol	Min.	Typ.	Max.	Unit
Rise time (* 11, * 12)	INTN pin	tR			2	μs
Fall time (* 11, * 12)	INTN pin	tF			0.25	μs

Note:

\* 11. Reference data only, not tested.

\* 12. The case that the load circuit of Figure 9.2 is connected.




Figure 9.2. INTN load circuit

## 10. Functional Descriptions

### 10.1. Power Supply States

When VDD1 and VDD2 turn on from the state of VDD1= VDD2= OFF(0V), Power-on Reset(POR) automatically operates, all registers will be initialized, and the AK9752 will be set to Stand-by Mode.

Table 10.1. Power Supply States and Functions

State	VDD pin	I <sup>2</sup> C	INTN pin	Analog Circuit	IDD
1	OFF(0V)	Disable	Unfixed	Power Down	Not specified
2	1.65V - 1.95V	Enable	"H" (* 13)	Power Down except POR circuit	< 10μA

Note:

\* 13. "H" level by a pull-up resistor.

### 10.2. Reset functions

AK9752 is initialized in the following conditions,

(1) Power-on Reset(POR)

When VDD1, VDD2 turns ON, Power-on Reset (POR) resets AK9752 until VDD reaches the operating voltage.

After POR, all registers are set to initial values, and Stand-by Mode is selected.

Accessing registers should be performed after POR.

(2) Software Reset

AK9752 is reset by writing software reset register.

An acknowledge signal will return, and AK9752 becomes the same state as after POR.

### 10.3. Operating Mode

AK9752 is assumed to operate with connecting to Host MCU.




Figure 10.1 Example of use (Connection diagram)

AK9752 and Host MCU should be connected with SCL and SDA (I<sup>2</sup>C interface). The operating control and the data readout of AK9752 can be available through the I<sup>2</sup>C interface. The slave address is 64H. INTN output can be used as interrupt control signal.

Refer to Recommended External Circuits (Figure 17.1) for details.

There are three operating modes.

- (1) Stand-by Mode
- (2) Continuous Mode
- (3) Single shot Mode

## 10.4. Descriptions for each Operating Mode

### 10.4.1. Stand-by Mode (MODE [1:0] = "00")

AK9752 goes to Stand-by Mode by resetting(POR or Software RST) or setting the operating mode setting register. All circuits are powered down except for POR circuit. All registers can be accessed in this mode.

Parameters and measurement data in registers are retained, and INTN is set to the initial state in this mode.

### 10.4.2. Continuous Mode (MODE [1:0] = "01")

When Continuous Mode (MODE [1:0] = "01") is selected, the measurement is automatically repeated at the period of 100ms(typ.). The read-out registers will be updated every after completion of a measurement.

This mode is terminated by setting Stand-by Mode (MODE [1:0] = "00").

When MODE [1:0] is changed during a measurement, the measurement is interrupted. Then the last data is retained in the registers.

It is possible to write the threshold setting register and the interrupt setting register during this mode.




Figure 10.2. Continuous Mode

### 10.4.3. Single Shot Mode (MODE [1:0] = "10")

When AK9752 is set to Single shot Mode (MODE[1:0] = "10"), measurement is done one time, and the measurement data is stored to the read-out registers. AK9752 becomes automatically powered down except for POR circuit after completion of the measurement. MODE[1:0] changes to "00".

The digital filter of ADC is invalid in this mode.




Figure 10.3. Single shot Mode

### 10.5. Read Measurement Data

When measurement data is stored and updated in the read-out register, DRDY bit of ST1 register changes to "1". This state is called "Data Ready".

It can be also set up so that INTN outputs "L", when the DRDY changes to "1", by setting the interrupt setting register INTEN.

By the either above ways, it can be confirmed whether Data Ready or not.

The read-out procedure is detailed as follows. (Single shot Mode is used as an example.)

#### 10.5.1. Normal Read-out Procedure

##### (1) Read out ST1 register

DRDY: DRDY bit shows whether the state is "Data Ready" or not.

DRDY = "0" means "No Data Ready".

DRDY = "1" means "Data Ready".

It is recommended that measurement data is read out when DRDY = "1".

##### (2) Read out INTCAUSE register

Interrupt factors can be found out by reading out INTCAUSE register.

Refer to 13. Registers Functional Descriptions for details.

When starting reading-out of INTCAUSE register, measurement data are transferred to read-out registers and retained. (Data protection)

INTN returns to "Hi-Z" after reading out INTCAUSE register.

##### (3) Read out measurement data

##### (4) Read out ST2 register (Required Operation)

AK9752 recognizes that a data read-out has finished by read out the ST2 registers. Because read-out registers are protected while reading out, data is not updated. Data protection of the read-out registers is released by reading out the ST2 register. The ST2 register must be read out after accessing read-out registers.

DOR: DOR bit shows whether there are any data which had not been read out before initiating the current read.

DOR = "0" means that there are no data which had not been read out before initiating the current read.

DOR = "1" means that there are data which had not been read out before initiating the current read.

DRDY and DOR changes to "0" after reading out ST2 register.




Figure 10.4. Normal Read-out Procedure

### 10.5.2. Read-out Data during a measurement Period

The read-out registers retain the previous data during a measurement period, so the data can be read out during the measurement period. When data is read out during the measurement period, the previous data is read out.




Figure 10.5. Read-out during a measurement period

### 10.5.3. Skipping Data

When (N)th data is not read out between the end points of (N+1)th measurement, DRDY is held until measurement data is read out. Because the Nth data was skipped, DOR changes to "1" at the completion of (N+1)th measurement.




Figure 10.6. Data Skipping

When a data read-out starts after Nth measurement, and when it is not completed until the end of (N+1)th measurement, the read-out registers are protected to read out the data normally. In this case, (N+1)th data can be read out by re-reading out before (N+2)th measurement completion.




Figure 10.7. Measurement Completion during read-out data (one measurement)

When (N+1)th and (N+2)th measurement are completed during (N)th data read-out, (N+1)th data is skipped and DOR changes to "1" after (N+2)th measurement. DOR returns to "0" when the next read-out.




Figure 10.8. Measurement Completion during read-out data (twice measurement)


#### 10.5.4. End Operation

Select Stand-by Mode (MODE[1:0] = "00") to quit the Continuous Mode.

#### 10.5.5. Example of Read-out Procedure

Example of read-out procedure of AK9752 is shown in the following. The below settings are assumed.

- Continuous Mode
- Cut-off frequency of Digital Filter  $F_c=0.45\text{Hz}$
- Data ready interrupt setting is enable. → INTN output turns to "L"(Active) after completion of data ready.



## 11. Serial Interface

The I<sup>2</sup>C bus interface of the AK9752 supports Standard Mode (Max. 100kHz). Fast Mode (Max. 400kHz) is also supported in case that an external pull-up voltage is VDD ~ 1.95V.

### 11.1. Data Transfer

Access AK9752 through the I<sup>2</sup>C bus after POR.

Initially the Start Condition should be input to access the AK9752 through the bus. Next, send a one byte slave address, which includes the device address. The AK9752 compares the slave address, and if these addresses match, the AK9752 generates an acknowledge signal and executes a read / write command. The Stop Condition should be input after executing a command.

#### 11.1.1. Changing state of the SDA line

The SDA line state should be changed only while the SCL line is "L". The SDA line state must be maintained while the SCL line is "H". The SDA line state can be changed while the SCL line is "H", only when a Start Condition or a Stop Condition is input.




Figure 11.1.Changing state of SDA line

#### 11.1.2. Start / Stop Conditions

A Start Condition is generated when the SDA line state is changed from "H" to "L" while the SCL line is "H". All command start from a Start Condition.

A Stop condition is generated when the SDA line state is changed from "L" to "H" while the SCL line is "H". All command end after a Stop Condition.




Figure 11.2. Start / Stop Conditions



### 11.1.3. Acknowledge

The device transmitting data will release the SDA line after transmitting one byte of data (SDA line state is “H”). The device receiving data will pull the SDA line to “L” during the next clock. This operation is called “Acknowledge”. The Acknowledge signal can be used to indicate successful data transfers.

The AK9752 will output an acknowledge signal after receiving a Start Condition and the slave address.

The AK9752 will output an acknowledge signal after receiving each byte, when the write instruction is transmitted.

The AK9752 will transmit the data stored in the selected address after outputting an acknowledge signal, when a read instruction is transmitted. Then the AK9752 will monitor the SDA line after releasing the SDA line. If the master device generates an Acknowledge instead of Stop Condition, the AK9752 transmits an 8-bit data stored in the next address. When the Acknowledge is not generated, transmitting data is terminated.




Figure 11.3. Acknowledge

#### 11.1.4. Slave Address

The slave address of the AK9752 is fixed to 64H.

When the first one byte data including the slave address is transmitted after a Start Condition, the device, which is specified as the communicator by the slave address on bus, is selected.

After transmitting the slave address, the device that has the corresponding device address will execute a command after transmitting an Acknowledge signal. The 8-bit (Least Significant bit-LSB) of the first one byte is the R/W bit.

When the R/W bit is set to “1”, a read command is executed. When the R/W bit is set to “0”, a write command is executed.




Figure 11.4. Slave Address

#### 11.1.5. Write Command

When the R/W bit set to “0”, the AK9752 executes a write operation. The AK9752 will output an Acknowledge signal and receive the second byte, after receiving a Start Condition and first one byte (slave address) in a write operation. The second byte has an MSB-first configuration, and specifies the address of the internal control register.




Figure 11.5. Register Address

The AK9752 will generate an Acknowledge and receive the third byte after receiving the second byte (Register Address).

The data after the third byte are the control data. The control data consists of 8-bit and has an MSB-first configuration. The AK9752 generates an Acknowledge for each byte received. The data transfer is terminated by a Stop Condition, generated by the master device.




Figure11.6. Control data

Two or more bytes can be written at once. The AK9752 generates an Acknowledge and receives the next data after receiving the third byte (Control Data). When the following data is transmitted without a Stop Condition, after transmitting one byte, the internal address counter is automatically incremented, and data is written in the next address.

The automatic address increment works for the registers which set threshold of IR, threshold of Temperature Sensor, interrupt source, cut-off frequency of digital filter, and operation mode (0BH~15H). The address counter returns to address 0BH after reaching address 15H.




Figure 11.7. Write Operation

### 11.1.6. Read Command

When the R/W bit is set to "1", the AK9752 executes a read operation. When the AK9752 transmits data from the specified address, the master device generates an Acknowledge instead of a Stop Condition and the next address data can be read out.

This automatic address increment works for the registers which store ST1, interrupt factor information, IR measurement data, Temperature Sensor measurement data, ST2(04H~0AH) and thresholds of IR, thresholds of Temperature Sensor, interrupt factor setting, cut-off frequency of digital filter, and operation mode(0BH~15H).

The address counter returns to address 04H after reaching address 0AH.

The address counter returns to address 0BH after reaching address 15H.

The AK9752 supports both current address read and random address read.

#### (1) Current Address Read

The AK9752 has an integrated address counter. The data specified by the counter is read out in the current address read operation. The internal address counter retains the next address which is accessed at last. For example, when the address which was accessed last is "n", the data of address "n+1" is read out by the current address read instruction.

The AK9752 will generate an Acknowledge after receiving the slave address for a read command (R/W bit = "1") in the current address read operation. Then the AK9752 will start to transmit the data specified by the internal address counter at the next clock, and will increment the internal address counter by one. When the AK9752 generates a Stop Condition instead of an Acknowledge after transmitting the one byte data, a read out operation is terminated.




Figure 11.8. Current Address Read

#### (2) Random Read

Data from an arbitrary address can be read out by a random read operation. A random read requires the input of a dummy write instruction before the input of the slave address of a read instruction (R/W bit = "1"). To execute a random read, first generate a Start Condition, then input the slave address for a write instruction (R/W bit = "0") and a read address, sequentially.

After the AK9752 generates an Acknowledge in response to this address input, generate a Start Condition and the slave address for a read instruction (R/W bit = "1") again. The AK9752 generates an Acknowledge in response to the input of this slave address. Next, the AK9752 output the data at the specified address, then increments the internal address counter by one.

When a Stop Condition from the master device is generated instead of an Acknowledge after the AK9752 outputs data, Read operation stops.




Figure 11.9. Random Read

## 12. Memory Map

Table 12.1. Register Map

Name	Address	Soft Reset	R/W	Data	
				Contents	bit
WIA1	00H	Disable	R	Company Code	8
WIA2	01H	Disable	R	Device ID	8
INFO1	02H	Disable	R	Information	8
INFO2	03H	Disable	R	Information	8
ST1	04H	Enable	R	Status 1	1
INTCAUSE	05H	Enable	R	Interrupt Factor Information	5
IR	06H	Enable	R	IR A/D Converted data (lower 8-bit)	8
IR	07H	Enable	R	IR A/D Converted data (upper 8-bit)	8
TMP	08H	Enable	R	Integrated Temperature Sensor data (lower 8-bit)	8
TMP	09H	Enable	R	Integrated Temperature Sensor data (upper 8-bit)	8
ST2	0AH	Enable	R	Status 2	1
THIRH	0BH	Enable	R/W	IR Upper Threshold level (lower 8-bit)	8
THIRH	0CH	Enable	R/W	IR Upper Threshold level (upper 8-bit)	8
THIRL	0DH	Enable	R/W	IR lower Threshold level (lower 8-bit)	8
THIRL	0EH	Enable	R/W	IR lower Threshold level (upper 8-bit)	8
THTMPH	0FH	Enable	R/W	Integrated Temperature Sensor Upper Threshold level (lower 8-bit)	8
THTMPH	10H	Enable	R/W	Integrated Temperature Sensor Upper Threshold level (upper 8-bit)	8
THTMPL	11H	Enable	R/W	Integrated Temperature Sensor Lower Threshold level (lower 8-bit)	8
THTMPL	12H	Enable	R/W	Integrated Temperature Sensor Lower Threshold level (upper 8-bit)	8
INTEN	13H	Enable	R/W	Interrupt Factor Setting	5
CNTL1	14H	Enable	R/W	Cut-off Frequency (Fc) Setting	5
CNTL2	15H	Enable	R/W	Operating Mode Setting	2
CNTL3	16H	Enable	R/W	Soft Reset	1

<b>13. Registers Functional Descriptions</b>
--

Table 13.1. Register Detail Map

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	WIA1	0	1	0	0	1	0	0	0
01H	WIA2	0	0	0	1	0	1	0	0
02H	INFO1	0	0	0	0	0	0	0	0
03H	INFO2	0	0	0	0	0	0	0	0
04H	ST1	1	1	1	1	1	1	1	DRDY
05H	INTCAUSE	1	1	1	IRH	IRL	TMPH	TMPL	DR
06H	IR	IR[7]	IR[6]	IR[5]	IR[4]	IR[3]	IR[2]	IR[1]	IR[0]
07H	IR	IR[15]	IR[14]	IR[13]	IR[12]	IR[11]	IR[10]	IR[9]	IR[8]
08H	TMP	TMP[7]	TMP[6]	TMP[5]	TMP[4]	TMP[3]	TMP[2]	TMP[1]	TMP[0]
09H	TMP	TMP[15]	TMP[14]	TMP[13]	TMP[12]	TMP[11]	TMP[10]	TMP[9]	TMP[8]
0AH	ST2	1	1	1	1	1	1	1	DOR
0BH	THIRH	THIRH[7]	THIRH[6]	THIRH[5]	THIRH[4]	THIRH[3]	THIRH[2]	THIRH[1]	THIRH[0]
0CH	THIRH	THIRH[15]	THIRH[14]	THIRH[13]	THIRH[12]	THIRH[11]	THIRH[10]	THIRH[9]	THIRH[8]
0DH	THIRL	THIRL[7]	THIRL[6]	THIRL[5]	THIRL[4]	THIRL[3]	THIRL[2]	THIRL[1]	THIRL[0]
0EH	THIRL	THIRL[15]	THIRL[14]	THIRL[13]	THIRL[12]	THIRL[11]	THIRL[10]	THIRL[9]	THIRL[8]
0FH	THTMPH	THTMPH[7]	THTMPH[6]	THTMPH[5]	THTMPH[4]	THTMPH[3]	THTMPH[2]	THTMPH[1]	THTMPH[0]
10H	THTMPH	THTMPH[15]	THTMPH[14]	THTMPH[13]	THTMPH[12]	THTMPH[11]	THTMPH[10]	THTMPH[9]	THTMPH[8]
11H	THTMPL	THTMPL[7]	THTMPL[6]	THTMPL[5]	THTMPL[4]	THTMPL[3]	THTMPL[2]	THTMPL[1]	THTMPL[0]
12H	THTMPL	THTMPL[15]	THTMPL[14]	THTMPL[13]	THTMPL[12]	THTMPL[11]	THTMPL[10]	THTMPL[9]	THTMPL[8]
13H	INTEN	1	1	1	IRHI	IRLI	TMPHI	TMPLI	DRI
14H	CNTL1	1	1	1	FCTMP[2]	FCTMP[1]	FCTMP[0]	FCIR[1]	FCIR[0]
15H	CNTL2	1	1	1	1	1	1	MODE[1]	MODE[0]
16H	CNTL3	1	1	1	1	1	1	1	SRST

## [Functional Descriptions]

## 1). WIA1: Company Code (Read Only Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	WIA1	0	1	0	0	1	0	0	0

One Byte fixed code as Company code of AKM.(48H)

## 2). WIA2: Device ID (Read Only Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
01H	WIA2	0	0	0	1	0	1	0	0

One Byte fixed code as AKM device ID. (14H)

## 3). INFO1: Information1 (Read Only Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
02H	INFO1	0	0	0	0	0	0	0	0

INFO1 [7:0]: Information for AKM use only.

## 4). INFO2: Information2 (Read Only Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
03H	INFO2	0	0	0	0	0	0	0	0

INFO2 [7:0]: Reserve

## 5). ST1: Status1 (Read Only Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
04H	ST1	1	1	1	1	1	1	1	DRDY
Reset		1	1	1	1	1	1	1	0

DRDY: Data Ready

“0”: Normal State

“1”: Data Ready

The DRDY changes to “1”, when measurement data is ready to be read. This bit returns to “0”, when ST2 register is read out.

## 6). INTCAUSE: Interrupt factor Information (Read Only Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
05H	INTCAUSE	1	1	1	IRH	IRL	TMPH	TMPL	DR
Reset		1	1	1	0	0	0	0	0

When the correspondent bit in the Interrupt Factor Setting register (INTEN) is enabled, the interrupt to the Host MCU is available. When an interruption happens, the interrupt factor is confirmed by reading out this INTCAUSE register.

INTN pin returns to "Hi-Z" when INCAUSE register is read out.

IRH: Relation between IR sensor output and the upper threshold

"0": IR sensor does not cross the upper threshold upward.

"1": IR sensor crosses the upper threshold upward.

In case that IRHI is set to "1" in INTEN register, IRH changes to "1" when IR sensor output IR[15:0] crosses the upper threshold THIRH[15:0] upward. Otherwise, IRH retains "0".

IRL: Relation between IR sensor output and the lower threshold

"0": IR sensor does not cross the lower threshold downward.

"1": IR sensor crosses the lower threshold downward.

In case that IRLI is set to "1" in INTEN register, IRL changes to "1" when IR sensor output IR[15:0] crosses the lower threshold THIRL[15:0] downward. Otherwise, IRL retains "0".

TMPH: Relation between Temperature sensor output and the upper threshold

"0": Temperature sensor does not cross the upper threshold upward.

"1": Temperature sensor crosses the upper threshold upward.

In case that TMPHI is set to "1" in INTEN register, TMPH changes to "1" when Temperature sensor output TMP[15:0] crosses the upper threshold THTMPH[15:0] upward. Otherwise, TMPH retains "0".

TMPL: Relation between Temperature sensor output and the lower threshold

"0": Temperature sensor does not cross the lower threshold downward.

"1": Temperature sensor crosses the lower threshold downward.

In case that TMPLI is set to "1" in INTEN register, TMPL changes to "1" when Temperature sensor output TMP[15:0] crosses the lower threshold THTMPL[15:0] downward. Otherwise, TMPL retains "0".

DR: Data Ready

"0": Normal State

"1": Data Ready

DR changes to "1" when measurement data is ready to be read out with DRI is set to "1".

## 7). IR: Measurement data of IR Sensor (Read Only Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
06H	IR	IR[7]	IR[6]	IR[5]	IR[4]	IR[3]	IR[2]	IR[1]	IR[0]
07H	IR	IR[15]	IR[14]	IR[13]	IR[12]	IR[11]	IR[10]	IR[9]	IR[8]
Reset		0	0	0	0	0	0	0	0

Measurement data of IR Sensor

IR[7:0]: Lower 8-bit of output data

IR[15:8]: Upper 8-bit of output data

16-bit data is stored in 2's complement format.

Table 13.2. Measurement data of IR Sensor

Measurement data of IR Sensor [15:0]			Output current of IR Sensor	Unit
2's complement	Hex	Decimal		
0111 1111 1111 1111	7FFF	32767	15000 or more	pA
...	...	...	...	
0010 0111 0001 0000	2710	10000	4578	
...	...	...	...	
0000 0011 1110 1000	03E8	1000	457.8	
...	...	...	...	
0000 0000 0110 0100	0064	100	45.78	
...	...	...	...	
0000 0000 0000 0001	0001	1	0.4578	
0000 0000 0000 0000	0000	0	0	
1111 1111 1111 1111	FFFF	-1	-0.4578	
...	...	...	...	
1111 1111 1001 1100	FF9C	-100	-45.78	
...	...	...	...	
1111 1100 0001 1000	FC18	-1000	-457.8	
...	...	...	...	
1101 1000 1111 0000	D8F0	-10000	-4578	
...	...	...	...	
1000 0000 0000 0000	8001	-32767	-15000 or less	

Output current of IR Sensor (pA) = 0.4578 × Measurement data of IR Sensor (Decimal)



## 8). TMP: Measurement data of Temperature Sensor (Read Only Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
08H	TMP	TMP[7]	TMP[6]	TMP[5]	TMP[4]	TMP[3]	TMP[2]	TMP[1]	TMP[0]
09H	TMP	TMP[15]	TMP[14]	TMP[13]	TMP[12]	TMP[11]	TMP[10]	TMP[9]	TMP[8]
Reset		0	0	0	0	0	0	0	0

Measurement data of Integrated Temperature Sensor

TMP[7:0]: Lower 8-bit of output data

TMP[15:8]: Upper 8-bit of output data

16-bit data is stored in 2's complement format.

Table 13.3. Measurement data of Temperature Sensor

Measurement data of Temperature Sensor [15:0]			Temperature	Unit
2's compliment	Hex	Decimal		
0111 1111 1111 1111	7FFF	32767	90 or more	°C
⋮	⋮	⋮	⋮	
0011 0001 0101 0010	3152	12626	50	
⋮	⋮	⋮	⋮	
0000 0000 0000 0001	0001	1	25.00198	
0000 0000 0000 0000	0000	0	25	
1111 1111 1111 1111	FFFF	-1	24.99802	
⋮	⋮	⋮	⋮	
1001 0011 0111 1110	937E	-27778	-30	
⋮	⋮	⋮	⋮	
1011 1001 1000 0000	8001	-32767	-40 or less	

Indicated value of Temperature Sensor (°C) =

$$0.0019837 \times \text{Measurement data of Temperature Sensor (Decimal)} + 25$$

## 9). ST2: Status 2 (Read Only Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
0AH	ST2								DOR
Reset		1	1	1	1	1	1	1	0

Note:

ST2 register must be read out after reading out measurement data. Otherwise, measurement data would not be updated.

DOR: Data Overrun

“0”: Normal State

“1”: Data Overrun

DOR changes to “1” when data skipping happens, and returns to “0” after reading out ST2 register.

## 10). THIRH, THIRL: IR Threshold level (Read/Write Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
0BH	THIRH	THIRH[7]	THIRH[6]	THIRH[5]	THIRH[4]	THIRH[3]	THIRH[2]	THIRH[1]	THIRH[0]
0CH	THIRH	THIRH[15]	THIRH[14]	THIRH[13]	THIRH[12]	THIRH[11]	THIRH[10]	THIRH[9]	THIRH[8]
0DH	THIRL	THIRL[7]	THIRL[6]	THIRL[5]	THIRL[4]	THIRL[3]	THIRL[2]	THIRL[1]	THIRL[0]
0EH	THIRL	THIRL[15]	THIRL[14]	THIRL[13]	THIRL[12]	THIRL[11]	THIRL[10]	THIRL[9]	THIRL[8]
Reset		0	0	0	0	0	0	0	0

Two threshold levels (upper and lower) can be set for IR Sensor output in these registers.

## IR Upper Threshold level

THIRH[7:0]: Lower 8-bit of IR Upper Threshold level

THIRH[15:8]: Upper 8-bit of IR Upper Threshold level

## IR Lower Threshold level

THIRL[7:0]: Lower 8-bit of IR Lower Threshold level

THIRL[15:8]: Upper 8-bit of IR Lower Threshold level

Threshold code should be set as the target value of measurement data, and set as  $THIRH \geq THIRL$ .

## 11). THTMPH, THTMPL: Integrated Temperature Sensor Threshold level (Read/Write Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
0FH	THTMPH	THTMPH[7]	THTMPH[6]	THTMPH[5]	THTMPH[4]	THTMPH[3]	THTMPH[2]	THTMPH[1]	THTMPH[0]
10H	THTMPH	THTMPH[15]	THTMPH[14]	THTMPH[13]	THTMPH[12]	THTMPH[11]	THTMPH[10]	THTMPH[9]	THTMPH[8]
11H	THTMPL	THTMPL[7]	THTMPL[6]	THTMPL[5]	THTMPL[4]	THTMPL[3]	THTMPL[2]	THTMPL[1]	THTMPL[0]
12H	THTMPL	THTMPL[15]	THTMPL[14]	THTMPL[13]	THTMPL[12]	THTMPL[11]	THTMPL[10]	THTMPL[9]	THTMPL[8]
Reset		0	0	0	0	0	0	0	0

Two threshold levels (upper and lower) can be set for Temperature Sensor output in these registers.

## Temperature Sensor Upper Threshold level

THTMPH[7:0]: Lower 8-bit of Temperature Sensor Upper Threshold level

THTMPH[15:8]: Upper 8-bit of Temperature Sensor Upper Threshold level

## Temperature Sensor Lower Threshold level

THTMPL[7:0]: Lower 8-bit of Temperature Sensor Lower Threshold level

THTMPL[15:8]: Upper 8-bit of Temperature Sensor Lower Threshold level

Threshold code should be set as the target threshold value of measurement data, and set as  $THTMPH \geq THTMPL$ .

## 12). INTEN: Interrupt Factor Setting (Read/Write Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
13H	INTEN	1	1	1	IRHI	IRLI	TMPHI	TMPLI	DRI
Reset		1	1	1	0	0	0	0	0

INTN output can be used as an interrupt to Host MCU by the following setting. INTN changes to “L”, when at least one of the enabled interrupt factor conditions is satisfied.

Host MCU can identify the interrupt factor by reading out the Interrupt factor information register (INTCAUSE).

When DRI and Threshold Level Interrupt (IRHI, IRLI, TMPHI and TMPLI) are set to “Enable” in parallel, the priority is given to threshold level interrupt.

## IRHI: IR Upper Threshold Interrupt Setting

“0”: Interrupt is invalid

“1”: Interrupt is valid

IRHI controls whether interrupt is valid or not when IR sensor output crosses the upper threshold upward. Set “1” in IRHI to enable interrupt.

## IRLI: IR Lower Threshold Interrupt Setting

“0”: Interrupt is invalid

“1”: Interrupt is valid

IRLI controls whether interrupt is valid or not when IR sensor output crosses the lower threshold downward. Set “1” in IRLI to enable interrupt.

## TMPHI: Temperature Sensor Upper Threshold Interrupt Setting

“0”: Interrupt is invalid

“1”: Interrupt is valid

TMPHI controls whether interrupt is valid or not when Temperature Sensor output crosses the upper threshold upward. Set “1” in TMPHI to enable interrupt.

## TMPLI: Temperature Sensor Lower Threshold Interrupt Setting

“0”: Interrupt is invalid

“1”: Interrupt is valid

TMPLI controls whether interrupt is valid or not when Temperature Sensor output crosses the lower threshold downward. Set “1” in TMPLI to enable interrupt.

## DRI: Data Ready Interrupt Setting

“0”: Interrupt is invalid

“1”: Interrupt is valid

DRI controls whether interrupt is valid or not at the completion of Data Ready. Set “1” in DRI to enable interrupt.

## 13). CNTL1: Cut-off frequency (Fc) Setting (Read/Write Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
14H	CNTL1	1	1	1	FCTMP[2]	FCTMP[1]	FCTMP[0]	FCIR[1]	FCIR[0]
Reset		1	1	1	0	0	0	0	0

Note:

Fc is defined as the frequency at which Gain is -3dB.

FCTMP[2:0]: Cut-off frequency (Fc) Setting for Integral Temperature Sensor output

“000”: No Filter

“001”: Fc= 2.5Hz

“010”: Fc= 0.9Hz

“011”: Fc= 0.45Hz

“100”: Fc= 0.22Hz

other: Prohibited

FCIR[1:0]: Cut-off frequency (Fc) Setting for IR Sensor output

“00”: No Filter

“01”: Fc= 2.5Hz

“10”: Fc= 0.9Hz

“11”: Fc= 0.45Hz

## 14). CNTL2: Operating Mode Setting (Read/Write Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
15H	CNTL2	1	1	1	1	1	1	MODE[1]	MODE[0]
Reset		1	1	1	1	1	1	0	0

MODE[1:0]: Operating Mode Setting

“00”: Stand-by Mode

“01”: Continuous Mode

“10”: Single Shot Mode

“11”: Prohibited

## 15). CNTL3: Soft Reset (Read/Write Register)

Address	Name	D7	D6	D5	D4	D3	D2	D1	D0
16H	CNTL3	1	1	1	1	1	1	1	SRST
Reset		1	1	1	1	1	1	1	0

SRST: Soft Reset

“0”: Normal State

“1”: Reset

Analog circuit, INTN output, SDA output and all registers are reset when setting “1” to SRST.

SRST automatically returns to “0” after reset.


**14. Spectrum Sensitivity (Reference)**

Figure 14.1. Spectrum Sensitivity

## 15. Field of View (Reference)

Field of View (FOV) of sensor itself is 180°. On the other hand, actual FOV is determined and limited by a hole in a mounting board. Measurement result is shown below in case that the hole is designed for FOV to be 115°(Typ.).




Figure 15.1. Field of View

### [Measurement Conditions]

Ambient temperature ( $T_a$ )

25°C

Light source

Cavity Blackbody  $\Phi 22.2\text{mm}$ , 500K

Field of View (FOV)

115° (determined by a hole)

Distance between sensor and light source

100mm




Figure 15.2. Measurement environment

## 16. IR sensor output (Reference)

IR sensor output corresponding to temperature of observed object ( $T_{obj}$ ) is shown below.  
This is a reference data in case that ambient temperature ( $T_a$ ) is 25 °C and Field of View (FOV) is 115 °.




Figure 16.1. IR sensor output

### [Measurement Conditions]

Ambient temperature ( $T_a$ )	25°C
Light source	Plane Surface Blackbody
Field of View (FOV)	115 ° (determined by a hole in a board)
Distance between sensor and light source	20mm





Figure 16.2. Measurement environment

## 17. Recommended External Circuits



Note:

- When DVDD > VDD, confirm that low level output voltages of I<sup>2</sup>C interface of Host MCU do not exceed low level input voltages of AK9752's SDA and SCL pins (30%VDD).
- The upper limit voltage of DVDD is 1.95V at Fast Mode, 3.63V at Standard Mode.

Figure 17.1. AK9752 recommended external circuit



## 18. Package

### 18.1. Outline Dimensions

6-pin SON (Unit: mm)





Figure 18.1. AK9752 outline dimensions

## 18.2. Pad dimensions

(Unit: mm)



- Note:
- The exposed pad in the device center should not be soldered on the board.
  - It is necessary to make one hole through the board for FOV.  
Do Not use metal plating inside this hole.
  - Please refer to AKM document 'AK9752\_PCB\_Design\_Guide' for the design.
  - The exposed pad is connected to VSS pad in the package. Do **not** place wiring under the package so as to insulate the exposed pad from wiring.




Figure 18.2. AK9752 pad dimensions

**18.3. Marking**

IR receiving surface is on the opposite side of the marking surface.




Figure 18.3. AK9752 marking

**19. Ordering Guide**

AK9752AE                      -30 ~ 85°C                      6-pin SON

**20. Revision History**

Date (Y/M/D)	Revision	Reason	Page	Contents
17/1/27	00	First edition	-	-

## IMPORTANT NOTICE

0. Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document ("Product"), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.
1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. **AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.**
2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
3. Though AKM works continually to improve the Product's quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM.
7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.