

Data sheet acquired from Harris Semiconductor SCHS083B – Revised March 2003

CMOS Programmable Timer

High-Voltage Types (20-Volt Rating)

■ CD4536B is a programmable timer consisting of 24 ripple-binary counter stages. The salient feature of this device is its flexibility. The device can count from 1 to 224 or the first 8 stages can be bypassed to allow an output, selectable by a 4-bit code, from any one of the remaining 16 stages. It can be driven by an external clock or an RC oscillator that can be constructed using onchip components. Input IN1 serves as either the external clock input or the input to the on-chip RC oscillator, OUT1 and OUT2 are connection terminals for the external RC components. In addition, an on-chip monostable circuit is provided to allow a variable pulse width output. Various timing functions can be achieved using combinations of these capabilities.

A logic 1 on the 8-BYPASS input enables a bypass of the first 8 stages and makes stage 9 the first counter stage of the last 16 stages. Selection of 1 of 16 outputs is accomplished by the decoder and the BCD inputs A, B, C and D. MONO IN is the timing input for the on-chip monostable oscillator. Grounding of the MONO IN terminal through a resistor of 10K ohms or higher, disables the one-shot circuit and connects the decoder directly to the DECODE OUT terminal. A resistor to VDD and a capacitor to ground from the MONO IN terminal enables the one-shot circuit and controls its pulse width.


A fast test mode is enabled by a logic 1 on 8-BYPASS, SET, and RESET. This mode

Features:

- 24 flip-flop stages —— counts from 2° to 2° 4
- Last 16 stages selectable by BCD select code
- Bypass input allows bypassing first 8 stages
- On-chip RC oscillator provision
- # Clock inhibit input
- Schmitt-trigger in clock line permits operation with very long rise and fall times
- On-chip monostable output provision
- Typical f_{CL} = 3 MHz at V_{DD} = 10 V
- Test mode allows fast test sequence
- Set and reset inputs
- Capable of driving two low power TTL loads, one lower-power Schottky load, or two HTL loads over the rated temperature range
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

divides the 24-stage counter into three 8-stage sections to facilitate a fast test sequence.

The CD4536B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (DW, DWR, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).



CD4536B Types

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	IITS	UNITS		
	Min.	Max.			
Supply-Voltage Range (For T _A = Full Package Temperature					
Range)	3	18	V		

DECODE OUT SELECTION TABLE

				NUMBER OF STAGES IN							
Ы	c	В	A	DIVIDER CHA	AIN						
)			8-BYPASS = 0	8-BYPASS = 1						
0	0	0	0	9	1						
0	0	0	1	10	2						
Q	0	1	0	11.	3						
0	0	1	1	12	4						
0	1	0	0	13	5						
0	1	0	1	. 14	6						
0	1	1	0	15	7						
0	1	1	1	16	8						
1	0	0	0	17	9						
1	0	0	1	18	10						
1	0	1	0	19	11						
1	0	1.	1	20	12						
1	1	0	0	21	13						
1	1	0	1	22	14						
1	1	1	0	23	15						
1	1	1	1	24	16						

0 = Low Level 1 = High Level

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to VDD +0.5V
DC INPUT CURRENT, ANY ONE INPUT ±10mA
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C 500mW
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW
OPERATING-TEMPERATURE RANGE (TA)55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C

CHARAC- TERISTIC	CON	DITIO	NS	LIM	LIMITS AT INDICATED TEMPERATURES (°C)							
	V _O (V)	V _{IN} (V)	V _{DD} (V)	-55	-40	+85	+125	Min.	+25 Typ.	Max.	S	
_		0,5	5	5	5	150	150	_	0.04	5	Г	
Quiescent Device	-, ,	0,10	10	10	10	300	300	_	0.04	10	میر	
Current,	_	0,15	15	20	20	600	600	,. -	0.04	- 20		
I _{DD} Max.	-	0,20	20	100	100	3000	3000	- "	0.08	100	ļ .~	
0	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1			
Output Low (Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6			
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-		
O	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	- 0.51	-1	_	m	
Output High (Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	· - ·	٠ ا	
IOH Min:	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	Ī	
Output Voltage:	_	0,5	5		0	_	0	0.05				
Low-Level,	_	0,10	10		0		0	0.05	1			
VOL Max.	, .	.0,15	15		0		0	0.05	١,			
Output	-	0,5	5		4	.95	4.95	s 5	_			
Voltage:	-	0,10	10		9	9.95	10	×-	1			
High-Level, V _{OH} Min.	—	0,15	. 15		14	14.95	15	-				
	0.5,4.5	_	5			1.5		_	_	1.5	十	
Input Low Voltage	1,9		10		•	3				3	1	
	1.5,13.5		15	4					_	4	٦,	
Input High	0.5,4.5	-	5		₹,	3.5		3.5	_	<u> </u>	1	
Voltage,	1,9	-	10			. 7 :		7	-		1	
	1.5,13.5	-	15			11		- 11	-			
Input Current	_	0,18	18	±0.1	±0.1	±1	±1		±10 ⁻⁵	±0.1	μ	




Fig. 1 - Functional block diagram.




Fig. 2—Typical output low (sink) current characteristics.




Fig. 3—Minimum output low (sink) current characteristics.




Fig. 4—Typical output high (source) current characteristics.




Fig. 5—Minimum output high (source) current characteristics.




Fig.6 - Logic diagram for CD4536B [continued on next page].

NOTE:
$$f \approx \frac{1}{3R_T C_T}$$
, $R_S \approx (5 \rightarrow 10) \times R_T$





Fig.6 - Logic diagram for CD4536B [continued from previous page].

The companies of the contraction of the contraction

The second of the second secon

DYNAMIC ELECTRICAL CHARACTERISTICS, at $T_A=25\,^{\circ}C$, Input t_r , $t_f=20$ ns, $C_L=50$ pF, $R_L=200$ kQ

CHARACTERISTIC	V _{DD}		HAUTO		
- CHARACTERISTIC	(v)	Min.	Тур.	Max.	UNITS
Propagation Delay Times:	- 5	_	1	2	
Clock to Q1, 8-Bypass High	10	 	0.5	1	μS
tphL, tpLH	15	-	0.35	0.7	. •
Clock to Q1, 8-Bypass Low	5		2.5	5	-
tPHL tPLH	10	_	0.8	1.6	μ8
	15	L <i>-</i> _	0.6	1.2	
Clock to Q16, TPHL tPLH	5	-	4	- 8	
	10		1.5	3	μS
	15		1	2	,
Qn to Qn + 1, tpHL, tpLH	5		150	300	
	10.	. —	75	150	ns
and the second s	15	_	50	100	_
Set to Q _n , t _{PLH}	5		300	600	
1 Bed 1	10	l .—	125	250	ns
	15	_	80	160	
Reset to Q _n , t _{PHL}	5		3	6	
	10	_	1 1	2	μS
	15	l —	0.75	1.5	
Transition Time, t _{THL} , t _{TLH}	5	_	100	200	
THE TEN	10	_	50	100	ns
	15		40	80	
Minimum Pulse Widths:	5	_	200	400	
Clock	10	_	75	150	ns
	15	_	50	100	
Set	5		200	400	
The state of the s	10	l —	100	200	ns
	15		60	120	
Reset	5	1	3	6	
**	10	<u> </u>	1	2	μS
	. 15		0.75	1.5	
Minimum Set Recovery Time,	5		2.5	5	_
The second se	10	·	1	2	μς
The second secon	15		0.6	1.6	
Minimum Reset Recovery Time,	5	_	3.5	7	
	10		1.5	3	μS
	15		1	2	
Maximum Clock Pulse Input	. 5	0.5	1	_	
Frequency, f _{GL}	10	1.5	3	_	MHz
	15	2.5	5		
Maximum Clock Pulse Input	5,10,15				
Rise or Fall Time, t _r , t _f			nlimited		






Fig. 7-Typical propagation delay time as a function of load capacitance (CLOCK to Ω₁, 8-BYPASS high).




Fig. 8—Typical propagation delay time as a function of load capacitance (CLOCK to Q₁, 8-BYPASS low).




Fig. 9—Typical propagation delay time as a function of load capacitance (CLOCK to Q₁₆, 8-BYPASS high).




Fig. 10—Typical propagation delay time as a function of load capacitance (Q_N to Q_{N+1}).




Fig. 13—Typical RC oscillator frequency deviation as a function of ambient temperature (R_S = 0).




Fig. 16—Typical pulse width as a function of external capacitance $(V_{DD} = 10 \text{ V})$.




Fig. 17—Typical pulse width as a function of external capacitance ($V_{DD} = 15 \text{ V}$).




Fig. 11—Typical RC oscillator frequency deviation as a function of supply voltage.




Fig. 14—Typical RC oscillator frequency deviation as a function of ambient temperature (R_S = 120 kΩ).




Fig. 12—Typical RC oscillator frequency deviation as a function of time constant resistance and capacitance.




Fig. 15—Typical pulse width as a function of external capacitance ($V_{DD} = 5 \text{ V}$).

	Functional Test Sequence											
Inputs				Outputs	Comments							
In 1 Set		Reset	8-Bypass	Decode Out Q1 thru Q24	All 24 steps are in Reset mode							
_ 1	0	1	. 1	0]							
1	1	1	1	0	Counter is in three 8-stage section in parallel mode							
0	1	1	1	0	First "1" to "0" transition of clock							
1 0 —	1	1	1		255 "1" to "0" transitions are clocked in the counter							
					<u> </u>							
0	1	1 1	1	1	The 255 "1" to "0" transition							
0	0	0	0	1	Counter converted back to 24 stages in series mode Set and Reset must be connected together and simultaneously go from "1"							

FUNCTIONAL TEST SEQUENCE

Test Function (Figure 23) has been included for the reduction of test time required to exercise all 24 counter stages. This test function divides the counter into three 8-stage sections and 255 counts are

loaded in each of the 8-stage sections in parallel. All flip-flops are now at a "1". The counter is now returned to the normal 24-steps in series configuration. One more pulse is entered into In₁ which will cause the counter to ripple from an all "1" state to an all "0" state.

Counter Ripples from an all "1" state to

In 1 Switches to a "1"

an all "0" state




Fig. 18—Typical transition time as a function of load capacitance.





Fig. 20-Dynamic power dissipation test circuit and waveform.



19 — Typical dynamic power dissipation as a function of input pulse frequency.






Fig. 21—Switching time test circuit.





1 = High Level 0 = Low Level X = Don't Care




Fig. 22-Input waveforms for switching-time test circuit.




Fig. 23-Functional test circuit.




Fig. 24—Input-current test circuit.




Fig. 25-Input-voltage test circuit.




Fig. 26—Quiescent-device current test circuit.

APPLICATIONS




Fig. 27—Time interval configuration using external clock; set and clock inhibit functions.




Fig. 28—Time interval configuration using external clock; reset and output monostable to achieve a pulse output.





Fig. 29—Time interval configuration using onchip RC oscillator and reset input to initiate time interval.






Fig.30 — Application showing use of CD4098B and CD4536B to get decode pulse 8 clock pulses after Reset pulse.





Fig.31 — CD4536B Timing Diagram.

Dimensions and pad layout for CD4536BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).



PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4536BDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BDWE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BDWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4536BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD4536BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
CD4536BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4536BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

 $^{^{(1)}}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2009

compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4536BDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
CD4536BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4536BPWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1





*All dimensions are nominal

7 till dillitorionomo di o mominidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4536BDWR	SOIC	DW	16	2000	346.0	346.0	33.0
CD4536BNSR	SO	NS	16	2000	346.0	346.0	33.0
CD4536BPWR	TSSOP	PW	16	2000	346.0	346.0	29.0

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated