


32-bit Power Architecture[®] based MCU for automotive powertrain applications

Datasheet - production data



Features



- AEC-Q100 qualified
- One main 32-bit Power Architecture[®] VLE Compliant CPU core, single issue
 - Single-precision floating point operations
- 1568 KB on-chip RWW flash memory
 - Supporting EEPROM emulation (32 KB)
- 64 KB general-purpose data SRAM
- System Memory Protection Unit (SMPU)
- Multi-channel direct memory access controllers (eDMA) with 16-channel for up to 60 DMA sources
- Interrupt controller (INTC)
- Four 32-bit and one 64-bit Periodic Interrupt Timer channels (PIT)
- Single phase-locked loops with stable clock domain for peripherals and core (PLL)
- System integration unit lite (SIUL2)
- Boot assist flash (BAF) supports factory programming through UART/LIN, CAN
- Generic timer module (GTM101)
 - Intelligent complex timer module
 - 72 channels (16 input and 56 output)
- Enhanced analog-to-digital converter system with:
 - Three 12-bit SAR analog converters
 - One 16-bit Sigma-Delta analog converters
- Decimation unit to support SD ADC data conditioning
- Two deserial serial peripheral interface (DSPI) modules
- Two LIN and UART communication interfaces (LINFlexD) modules
- One μ s-bus channel (composed by one DSPI and one LINFlexD)
- Four SENT channels
- Two modular controller area network (M_CAN) modules
- Fast Ethernet controller (FEC)
- Fast Asynchronous Serial Transmission (LFAST)
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1 and IEEE 1149.7)
- Single 5 V $\pm$ 10% Power supply supporting cold start conditions (down to 3.0 V)
- Self Test capability
- Designed for eTQFP80 and eTQFP100

Table 1. Device summary

Memory Flash size	Root Part Numbers	
	Package eTQFP80	Package eTQFP100
1056 KByte	SPC572L60F2	SPC572L60E3
1568 KByte	SPC572L64F2	SPC572L64E3

Table of contents

1	Introduction	7
1.1	Document overview	7
1.2	Description	7
1.3	Device feature summary	7
1.4	Block diagram	8
1.5	Features overview	11
2	Package pinouts and signal descriptions	13
2.1	Package pinouts	13
2.2	Pin descriptions	14
2.2.1	Power supply and reference voltage pins	14
2.2.2	System pins	15
2.2.3	LVDS pins	16
2.2.4	Generic pins	16
3	Electrical characteristics	18
3.1	Introduction	18
3.2	Parameter classification	18
3.3	Absolute maximum ratings	19
3.4	Electromagnetic Compatibility (EMC)	20
3.5	Electrostatic discharge (ESD)	20
3.6	Operating conditions	20
3.7	DC electrical specifications	22
3.8	I/O pad specification	23
3.8.1	I/O input DC characteristics	24
3.8.2	I/O output DC characteristics	28
3.9	I/O pad current specification	33
3.10	Reset pad (PORST, ESR0) electrical characteristics	36
3.11	Oscillator and PLL	39
3.12	ADC specifications	43
3.12.1	ADC input description	43
3.12.2	SAR ADC electrical specification	46

3.12.3	S/D ADC electrical specification	50
3.13	Temperature sensor	57
3.14	LVDS Fast Asynchronous Serial Transmission (LFAST) pad electrical characteristics	57
3.14.1	LFAST interface timing diagrams	58
3.14.2	LFAST and MSC/DSPI LVDS interface electrical characteristics	59
3.15	Power management: PMC, POR/LVD, sequencing	62
3.15.1	Power management integration	63
3.15.2	Main voltage regulator electrical characteristics	63
3.15.3	Device voltage monitoring	65
3.15.4	Power up/down sequencing	66
3.16	Flash memory electrical characteristics	67
3.17	AC specifications	70
3.17.1	Debug and calibration interface timing	70
3.17.2	DSPI timing with CMOS and LVDS pads	75
3.17.3	FEC timing	87
3.17.4	UART timing	90
3.17.5	GPIO delay timing	90
4	Package characteristics	91
4.1	ECOPACK®	91
4.2	eTQFP80 case drawing	92
4.3	eTQFP100 case drawing	95
4.4	Thermal characteristics	97
4.4.1	General notes for specifications at maximum junction temperature	98
5	Ordering information	101
6	Revision history	102

List of tables

Table 1.	Device summary	1
Table 2.	SPC572Lx device feature summary	7
Table 3.	Power supply and reference pins	15
Table 4.	System pins	15
Table 5.	LVDSM pin descriptions	16
Table 6.	Parameter classifications	18
Table 7.	Absolute maximum ratings	19
Table 8.	ESD ratings,	20
Table 9.	Device operating conditions	21
Table 10.	DC electrical specifications	23
Table 11.	I/O pad specification descriptions	24
Table 12.	I/O input DC electrical characteristics	25
Table 13.	I/O pull-up/pull-down DC electrical characteristics	26
Table 14.	WEAK configuration output buffer electrical characteristics	29
Table 15.	MEDIUM configuration output buffer electrical characteristics	30
Table 16.	STRONG configuration output buffer electrical characteristics	31
Table 17.	VERY STRONG configuration output buffer electrical characteristics	32
Table 18.	I/O consumption	34
Table 19.	Reset electrical characteristics	38
Table 20.	PLL0 electrical characteristics	40
Table 21.	External oscillator electrical specifications	41
Table 22.	Selectable load capacitance	42
Table 23.	Internal RC oscillator electrical specifications	43
Table 24.	ADC pin specification	45
Table 25.	SARn ADC electrical specification	47
Table 26.	SDn ADC electrical specification	50
Table 27.	Temperature sensor electrical characteristics	57
Table 28.	LVDS pad startup and receiver electrical characteristics	59
Table 29.	LFAST transmitter electrical characteristics	61
Table 30.	MSC/DSPI LVDS transmitter electrical characteristics	61
Table 31.	Voltage regulator electrical characteristics	64
Table 32.	Voltage monitor electrical characteristics	65
Table 33.	Device supply relation during power-up/power-down sequence	66
Table 34.	Functional terminals state during power-up and reset	66
Table 35.	RWSC settings	67
Table 36.	Flash memory program and erase specifications (pending silicon characterization)	68
Table 37.	Flash memory module extended life specification	69
Table 38.	JTAG pin AC electrical characteristics	70
Table 39.	Nexus debug port timing	73
Table 40.	DSPI channel frequency support	75
Table 41.	DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or 1	76
Table 42.	DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1	79
Table 43.	DSPI LVDS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock	83
Table 44.	DSPI CMOS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock	84

Table 45.	DSPI CMOS Slave timing - Modified Transfer Format (MTFE = 0/1)	85
Table 46.	RMII serial management channel timing	87
Table 47.	RMII receive signal timing	88
Table 48.	RMII transmit signal timing	89
Table 49.	UART frequency support	90
Table 50.	GPIO delay timing	90
Table 51.	eTQFP80 – STMicroelectronics package mechanical data	93
Table 52.	eTQFP100 – STMicroelectronics package mechanical data	96
Table 53.	Thermal characteristics for eTQFP80	97
Table 54.	Thermal characteristics for eTQFP100	98
Table 55.	Document revision history	102

List of figures

Figure 1.	Block diagram	9
Figure 2.	Periphery allocation	10
Figure 3.	80-pin QFP configuration (top view)	13
Figure 4.	100-pin QFP configuration (top view)	14
Figure 5.	I/O input DC electrical characteristics definition	24
Figure 6.	Weak pull-up electrical characteristics definition	27
Figure 7.	I/O output DC electrical characteristics definition	28
Figure 8.	Start-up reset requirements	37
Figure 9.	Noise filtering on reset signal	38
Figure 10.	PLL integration	40
Figure 11.	Test circuit	43
Figure 12.	Input equivalent circuit (Fast SARn channels)	44
Figure 13.	Input equivalent circuit (SARB channels)	45
Figure 14.	LFAST and MSC/DSPI LVDS timing definition	58
Figure 15.	Power-down exit time	59
Figure 16.	Rise/fall time	59
Figure 17.	LVDS pad external load diagram	62
Figure 18.	Voltage regulator capacitance connection	63
Figure 19.	Voltage monitor threshold definition	65
Figure 20.	JTAG test clock input timing	71
Figure 21.	JTAG test access port timing	71
Figure 22.	JTAG JCOMP timing	72
Figure 23.	JTAG boundary scan timing	73
Figure 24.	Nexus event trigger and test clock timings	74
Figure 25.	Nexus TDI/TDIC, TMS/TMSC, TDO/TDOC timing	75
Figure 26.	DSPI CMOS master mode – classic timing, CPHA = 0	78
Figure 27.	DSPI CMOS master mode – classic timing, CPHA = 1	78
Figure 28.	DSPI PCS strobe (PCSS) timing (master mode)	79
Figure 29.	DSPI CMOS master mode – modified timing, CPHA = 0	82
Figure 30.	DSPI CMOS master mode – modified timing, CPHA = 1	82
Figure 31.	DSPI PCS strobe (PCSS) timing (master mode)	83
Figure 32.	DSPI LVDS and CMOS master timing – output only – modified transfer format MTFE = 1, CPHA = 1	85
Figure 33.	DSPI Slave Mode - Modified transfer format timing (MFTE = 0/1) — CPHA = 0	86
Figure 34.	DSPI Slave Mode - Modified transfer format timing (MFTE = 0/1) — CPHA = 1	87
Figure 35.	RMII serial management channel timing diagram	88
Figure 36.	RMII receive signal timing diagram	89
Figure 37.	RMII transmit signal timing diagram	89
Figure 38.	eTQFP80 – STMicroelectronics package mechanical drawing	92
Figure 39.	eTQFP100 – STMicroelectronics package mechanical drawing	95
Figure 40.	Product code structure	101

1 Introduction

1.1 Document overview

This document provides electrical specifications, pin assignments, and package diagrams for the SPC572Lx series of microcontroller units (MCUs). For functional characteristics, see the device reference manual.

1.2 Description

This family of MCUs is targeted at automotive powertrain controller applications for four-cylinder gasoline and diesel engines, chassis control applications, transmission control applications, steering and braking applications, as well as low-end hybrid applications.

The family is designed to achieve ISO26262 ASIL-A compliance.

1.3 Device feature summary

Table 2. SPC572Lx device feature summary

Feature		Description
Process		55 nm
Main processor	Core	e200z2
	Number of main cores	1
	Single precision floating point	Yes
	VLE	Yes
Main processor frequency		80 MHz
SMPU		Yes
Software watchdog timer (task SWT/safety SWT)		2 (1/1)
Core Nexus class		3
Sequence processing unit (SPU)		Yes
System SRAM		64 KB
Flash memory		1536 KB
Flash memory fetch accelerator		8 × 128 bit
Data flash memory (EEPROM)		2 × 16 KB
Flash memory overlay RAM		8 KB
DMA channels		16
LINFlexD (UART/MSC)		3 (2/1)
M_CAN/M_TTCAN		2/0
DSPI (SPI/MSC/sync SCI)		2 (1/1/0)
Microsecond bus downlink		Yes

Table 2. SPC572Lx device feature summary (continued)

Feature	Description
SENT bus	4 channels
Ethernet	Yes
Zipwire (SIPI / LFAST) Interprocessor bus	High speed (4-phase only)
System timers	4 PIT channels 1 AUTOSAR [®] (STM) 64-bit PIT
GTM timer	16 input channels, 56 output channels
GTM RAM	18.53 KB
Interrupt controller	1024 sources
ADC (SAR)	3
ADC (SD)	1
Temperature sensor	Yes
PLL	Single PLL with no FM
Internal linear voltage regulator	1.2 V
External power supplies	5 V ⁽¹⁾ 3.3 V ⁽²⁾
Low-power modes	Stop mode Slow mode
Packages	eTQFP80 eTQFP100

1. The device can be powered up at 5 V only.

2. Optional: can be used for special I/O segments

1.4 Block diagram

Figure 1 and *Figure 2* show the top-level block diagrams.

Figure 1. Block diagram





Figure 2. Periphery allocation



1.5 Features overview

On-chip modules within SPC572Lx include the following features:

- 1 main CPU, single issue, 32-bit CPU core complex (e200z2)
 - Power Architecture embedded specification compliance
 - Instruction set enhancement allowing variable length encoding (VLE), encoding a mix of 16-bit and 32-bit instructions, for code size footprint reduction
 - Single-precision floating point operations
 - Saturation Instructions Extension adding scalar saturating arithmetic support to the *PowerISA* Integer Saturation (ISAT)
- 1568 KB (1536 KB code flash + 32 KB data flash) on-chip flash memory
 - Supporting multiple blocks allowing EEPROM emulation
 - RWW between data EEPROM and code flash memory
- 64 KB general-purpose data SRAM
- System Memory Protection Unit (SMPU)
- 16-channel Direct Memory Access controllers (eDMA) with two channel multiplexers for up to 60 DMA sources
- Interrupt Controller (INTC) supporting up to 1024 interrupt sources (all are not assigned)
- System Timer Module (STM)
- 2 Software Watchdog Timers (SWT)
- 2 Periodic Interrupt Timers (PIT)
 - 1 PIT with four standard 32-bit timer channels
 - 1 PIT with two 32-bit timer channels which can be combined into one 64-bit channel
- Single phase-locked loop with stable clock domain for peripherals and core (PLL)
- Single crossbar switch architecture for concurrent access to peripherals, flash memory, or SRAM from multiple bus masters
- System Integration Unit Lite (SIUL2)
- Boot Assist Flash (BAF) supports factory programming using a serial bootloader through the UART Serial Boot Mode Protocol (physical interface (PHY) can be e.g., UART and CAN)
- PASS module (supporting 256-bit JTAG password protection)
- Device life cycle monitoring
- Generic Timer Module (GTM101)
- Enhanced analog-to-digital converter system with:
 - Three 12-bit SAR analog converters
 - One 16-bit Sigma-Delta analog converter
- Decimation unit to support SD ADC data conditioning
- 1 Deserial Serial Peripheral Interface (DSPI) module
- 2 LIN and UART communication interfaces (LINFlexD) modules
- 1 microsecond-bus channel (composed of one DSPI and one LINFlexD)
- 4 SENT (Single Edge Nibble Transmission) channels
- 2 Modular Controller Area Network (M_CAN) modules

- 1 Clock Calibration on CAN Unit (CCCU)
- Fast Ethernet Controller (FEC)
- Fast Asynchronous Serial Transmission (LFAST)
- Nexus Development Interface (NDI) per IEEE-ISTO 5001-2003 standard, with partial support for 2010 standard
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1 and IEEE 1149.7)
- On-chip voltage regulator controller manages the supply voltage down to 1.2 V for core logic
- Self-test capability

2 Package pinouts and signal descriptions

2.1 Package pinouts

The QFP package pinouts are shown in [Figure 3](#) and [Figure 4](#).

Figure 3. 80-pin QFP configuration (top view)





Figure 4. 100-pin QFP configuration (top view)



2.2 Pin descriptions

The following sections provide signal descriptions and related information about device functionality and configuration.

2.2.1 Power supply and reference voltage pins

[Table 3](#) contains information on power supply and reference pin functions for the devices. See the Signal Table (Excel file) attached to this document. Locate the paperclip symbol on the left side of the PDF window, and click it. Double-click on the excel file to open it and select the Supply Pins Table tab.

Table 3. Power supply and reference pins

Supply			QFP pin	
Symbol	Type	Description	80	100
V _{SS_HV}	Ground	High voltage ground	Exposed pad 81	Exposed pad 101
V _{SS_LV}	Ground	Low voltage ground	Exposed pad 81	Exposed pad 101
V _{SS_HV_OSC}	Ground	Ground supply for the oscillator	Exposed pad 81	Exposed pad 101
V _{DD_LV}	Power	Low voltage power supply for production device (PLL is also powered by this pin.)	15, 42, 68	19, 52, 68
V _{DD_HV_PMC}	Power	High voltage power supply for internal power management unit	55	—
V _{DD_HV_IO_MAIN}	Power	High voltage power supply for I/O	16, 41, 67	20, 51, 85
V _{DD_HV_IO_JTAG}	Power	JTAG/Oscillator power supply	45	55
V _{DD_HV_OSC}	Power	Oscillator voltage supply	45	55
V _{DD_HV_IO_ETH}	Power	Ethernet 3.3 V I/O supply	77	95
V _{DD_HV_FLA}	Power	Decoupling supply pin for flash	68	86
V _{DD_HV_ADV}	Power	High voltage supply for ADC	33	39
V _{SS_HV_ADR}	Reference	Ground reference of ADCs	23	28
V _{DD_HV_ADR}	Reference	Voltage reference of ADCs	24	29

2.2.2 System pins

[Table 4](#) contains information on system pin functions for the devices.

Table 4. System pins

Symbol	Description	Direction	QFP pin	
			80	100
PORST	Power on reset with Schmitt trigger characteristics and noise filter. PORST is active low	Bidirectional	56	66
ESR0	External functional reset with Schmitt trigger characteristics and noise filter. ESR0 is active low	Bidirectional	57	67
TESTMODE	Pin for testing purpose only. An internal pull-down is implemented on the TESTMODE pin to prevent the device from entering TESTMODE. It is recommended to connect the TESTMODE pin to V _{SS_HV_IO} on the board. The value of the TESTMODE pin is latched at the negation of reset and has no affect afterward. The device will not exit reset with the TESTMODE pin asserted during power-up.	Input only	54	64

Table 4. System pins (continued)

Symbol	Description	Direction	QFP pin	
			80	100
XTAL	Analog output of the oscillator amplifier circuit needs to be grounded if oscillator is used in bypass mode.	Output	44	54
EXTAL	Analog input of the oscillator amplifier circuit when oscillator is not in bypass mode Analog input for the clock generator when oscillator is in bypass mode	Input	43	53

2.2.3 LVDS pins

[Table 5](#) contains information on LVDS pin functions for the devices.

Table 5. LVDSM pin descriptions

Functional block	Port pin	Signal	Signal description	Direction	Package pin number	
					eTQFP80	eTQFP100
SIPI LFAST ⁽¹⁾	PF[13]	SIPI_RXN	Interprocessor Bus LFAST, LVDS Receive Negative Terminal	I	46	56
	PD[7]	SIPI_RXP	Interprocessor Bus LFAST, LVDS Receive Positive Terminal	I	47	57
	PD[6]	SIPI_TXN	Interprocessor Bus LFAST, LVDS Transmit Negative Terminal	O	48	58
	PA[8]	SIPI_TXP	Interprocessor Bus LFAST, LVDS Transmit Positive Terminal	O	49	59
DSPI 4 Microsecond Bus	PD[3]	SCK_N	DSPI 4 Microsecond Bus Serial Clock, LVDS Negative Terminal	O	69	87
	PD[2]	SCK_P	DSPI 4 Microsecond Bus Serial Clock, LVDS Positive Terminal	O	70	88
	PD[1]	SOUT_N	DSPI 4 Microsecond Bus Serial Data, LVDS Negative Terminal	O	71	89
	PD[0]	SOUT_P	DSPI 4 Microsecond Bus Serial Data, LVDS Positive Terminal	O	72	90

1. DRCLK and TCK/DRCLK usage for SIPI LFAST is described in the SPC572Lx reference manual, refer to SIPI LFAST chapter.

2.2.4 Generic pins

The I/O Signal Description Table contains information on generic pins. See the I/O Signal Description and Input Multiplexing Tables (Excel file) attached to this document. Locate the

paperclip symbol on the left side of the PDF window, and click it. Double-click on the excel file to open it and select the I/O Signal Description Table tab.

3 Electrical characteristics

3.1 Introduction

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol “CC” (Controller Characteristics) is included in the “Symbol” column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol “SR” (System Requirement) is included in the “Symbol” column.

Note: Within this document, $V_{DD_HV_IO}$ refers to supply pins $V_{DD_HV_IO_MAIN}$, $V_{DD_HV_IO_JTAG}$, $V_{DD_HV_IO_ETH}$, $V_{DD_HV_PMC}$ and $V_{DD_HV_FLA}$.

3.2 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in [Table 6](#) are used and the parameters are tagged accordingly in the tables where appropriate.

Table 6. Parameter classifications

Classification tag	Tag description
P	Parameters are guaranteed by production testing on each individual device.
C	Parameters are guaranteed by the design characterization by measuring a statistically relevant sample size across process variations.
T	Parameters are guaranteed by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Parameters are derived mainly from simulations.

Note: The classification is shown in the column labeled “C” in the parameter tables where appropriate.

3.3 Absolute maximum ratings

Table 7 describes the maximum ratings of the device.

Table 7. Absolute maximum ratings⁽¹⁾

Symbol		Parameter	Conditions	Value		Unit
				Min	Max	
Cycle	SR	Lifetime power cycles	—	—	1000	k
V _{SS_HV}	SR	Ground voltage	—	—	—	—
V _{DD_LV}	SR	1.2 V core supply voltage ^{(2),(3),(4)}	—	−0.3	1.5	V
V _{DD_HV_IO} ⁽⁵⁾	SR	I/O supply voltage ⁽⁶⁾	—	−0.3	6.0	V
V _{DD_HV_ADV} ⁽⁷⁾	SR	SAR and S/D ADC supply voltage	Reference to V _{SS_HV_ADV}	−0.3	6.0	V
V _{SS_HV_ADR}	SR	SAR and S/D ADC low reference	Reference to V _{SS_HV}	−0.3	0.3	V
V _{DD_HV_ADR}	SR	SAR and S/D ADC high reference	Reference to corresponding V _{SS_HV_ADR}	−0.3	6.0	V
V _{IN}	SR	I/O input voltage range ⁽⁸⁾	—	−0.3	6.0	V
			Relative to V _{SS_HV_IO}	−0.3	—	
			Relative to V _{DD_HV_IO}	—	0.3	
I _{INJD}	SR	Maximum DC injection current for digital pad	Per pin, applies to all digital pins	−5	5	mA
I _{INJA}	SR	Maximum DC injection current for analog pad	Per pin, applies to all analog pins	−5	5	mA
I _{MAXD}	SR	Maximum output DC current when driven	Medium	−7	8	mA
			Strong	−10	10	
			Very strong	−11	11	
I _{MAXSEG}	SR	Maximum current per power segment ⁽⁹⁾	—	−90	90	mA
T _{STG}	SR	Storage temperature range and non-operating times	—	−55	175	°C
STORAGE	SR	Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range −40 °C to 60 °C	—	20	years
T _{SDR}	SR	Maximum solder temperature ⁽¹⁰⁾ Pb-free package	—	—	260	°C
MSL	SR	Moisture sensitivity level ⁽¹¹⁾	—	—	3	—
t _{XRAY}	T	X-ray screen time	At 80÷130 KV; 20÷50 µA; max 1 Gy dose	—	200	ms

1. Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

2. Allowed 1.45 – 1.5 V for 60 seconds cumulative time at maximum T_J = 150 °C, remaining time as defined in note 5.

3. Allowed 1.375 – 1.45 V for 10 hours cumulative time at maximum T_J = 125 °C, remaining time as defined in note 5.

4. 1.32 – 1.375 V range allowed periodically for supply with sinusoidal shape and average supply value below 1.288 V at maximum $T_J = 125^\circ\text{C}$
5. $V_{DD_HV_IO}$ refers to supply pins $V_{DD_HV_IO_MAIN}$, $V_{DD_HV_IO_JTAG}$, $V_{DD_HV_IO_ETH}$, $V_{DD_HV_OSC}$, $V_{DD_HV_FLA}$.
6. Allowed 5.5–6.0 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset, $T_J = 150^\circ\text{C}$ remaining time at or below 5.5 V.
7. $V_{DD_HV_ADV}$ is also the supply for the device temperature sensor and bandgap reference.
8. The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage equals the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies significantly across process and temperature, but a value of 0.3 V can be used for nominal calculations.
9. Sum of all controller pins (including both digital and analog) must not exceed 150 mA. A $V_{DD_HV_IO}$ power segment is defined as one or more GPIO pins located between two $V_{DD_HV_IO}$ supply pins.
10. Solder profile per IPC/JEDEC J-STD-020D.
11. Moisture sensitivity per JEDEC test method A112.

3.4 Electromagnetic Compatibility (EMC)

EMC measurements to IC-level IEC standards are available from STMicroelectronics on request.

3.5 Electrostatic discharge (ESD)

The following table describes the ESD ratings of the device.

Table 8. ESD ratings^{(1),(2)}

Parameter	C	Conditions	Value	Unit
ESD for Human Body Model (HBM) ⁽³⁾	T	All pins	2000	V
ESD for field induced Charged Device Model (CDM) ⁽⁴⁾	T	All pins	500	V

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
2. Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature. Maximum DC parametrics variation within 10% of maximum specification".
3. This parameter tested in conformity with ANSI/ESD STM5.1-2007 Electrostatic Discharge Sensitivity Testing.
4. This parameter tested in conformity with ANSI/ESD STM5.3-1990 Charged Device Model - Component Level.

3.6 Operating conditions

The following table describes the operating conditions for the device for which all specifications in the datasheet are valid, except where explicitly noted.

The device operating conditions must not be exceeded or the functionality of the device is not guaranteed.

Table 9. Device operating conditions⁽¹⁾

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
Frequency								
f _{SYS}	CC	C	Device operating frequency ⁽²⁾	T _J −40 °C to 150 °C	—	—	80	MHz
Temperature								
T _J	SR	P	Operating temperature range - junction	—	−40.0	—	150.0	°C
T _A (T _L to T _H)	SR	P	Ambient operating temperature range	—	−40.0	—	125.0	°C
Voltage								
V _{DD_LV}	CC	P	Core supply voltage measured at external pin ⁽³⁾⁽⁴⁾	Refer to Section 3.15: Power management: PMC, POR/LVD, sequencing				V
V _{DD_HV_IO_MAIN} ⁽⁵⁾	SR	P	I/O supply voltage	LVD400 enabled ⁽⁶⁾	4.5	—	5.5	V
		LVD400 disabled ^{(6), (7), (8), (9)}		4.0	—	5.9		
				3.0	—	5.9		
V _{DD_HV_IO_JTAG}	SR	P	JTAG I/O supply voltage ⁽¹⁰⁾	5 V range	4.5	—	5.5	V
		3.3 V range		3.0	—	3.6		
		5 V range		4.0	—	5.9		
V _{DD_HV_IO_ETH}	SR	P	Ethernet I/O supply voltage	5 V range	4.5	—	5.5	V
		3.3 V range		3.0	—	3.6		
V _{DD_HV_FLA} ^{(11), (12)}	CC	P	Flash core voltage	—	3.0	—	5.5	V
V _{DD_HV_ADV}	SR	P	SARADC and SDADC supply voltage	LVD295/ enabled	4.5	—	5.5	V
		LVD400 disabled ^{(10), (7), (8)}		4.0	—	5.9		
				LVD295/ disabled ^{(7), (8)}	3.7	—	5.9	
V _{DD_HV_ADR}	SR	P	SAR and S/D ADC reference	—	4.5	—	5.5	V
		4.0		—	5.9			
		2.0		—	4.0			
V _{DD_HV_ADR} − V _{DD_HV_ADV}	SR	D	SAR and S/D ADC reference voltage	—	—	—	25	mV
V _{SS_HV_ADR}	SR	P	SD ADC ground reference voltage	—	V _{SS_HV_ADV}			V
V _{RAMP_HV}	SR	D	Slew rate on HV power supply pins	—	—	—	100	V/ms

Table 9. Device operating conditions⁽¹⁾ (continued)

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
V _{IN}	SR	C	I/O input voltage range	—	0	—	5.5	V
Injection current								
I _{IC}	SR	T	DC injection current (per pin) ^{(13),(14),(15)}	Digital pins and analog pins	−3.0	—	3.0	mA
I _{MAXSEG}	SR	D	Maximum current per power segment ⁽¹⁶⁾	—	−80	—	80	mA

- The ranges in this table are design targets and actual data may vary in the given range.
- Maximum operating frequency is applicable to the core and platform for the device. See the Clocking chapter in the *SPC572Lx Microcontroller Reference Manual* for more information on the clock limitations for the various IP blocks on the device.
- Core voltage as measured on device pin to guarantee published silicon performance.
- During power ramp, voltage measured on silicon might be lower. Maximum performance is not guaranteed, but correct silicon operation is guaranteed. Refer to the Power Management and Reset Generation Module chapters in the *SPC572Lx Microcontroller Reference Manual* for further information.
- The V_{DD_HV_PMC} supply providing power to the internal regulator is shorted with the V_{DD_HV_IO} supply within package.
- LVD400 can be disabled by SW (always enabled after power-up).
- Maximum voltage is not permitted for entire product life. See *Absolute maximum rating*.
- When internal LVD/HVDs are disabled, external monitoring is required to guarantee correct device operation.
- Reduced output/input capabilities below 4.2 V. See performance operating values in I/O pad electrical characteristics. Not all functionality are guaranteed below 4.2 V. Please check specific supply constraints by module in [Table 9 \(Device operating conditions\)](#).
- V_{DD_HV_IO_JTAG} supply is shorted with V_{DD_HV_OSC} supply within package.
- Flash read, program, and erase operations are supported for a minimum V_{DD_HV_FLA} value of 3.0 V.
- This voltage can be measured on the pin but is not supplied by an external regulator. The Power Management Controller generates PORs based on this voltage.
- Full device lifetime without performance degradation
- I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See the *Absolute maximum ratings* table for maximum input current for reliability requirements.
- The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pin is above the supply rail, current is injected through the clamp diode to the supply rail. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- Sum of all controller pins (including both digital and analog) must not exceed 150 mA. A V_{DD_HV_IO} power segment is defined as one or more GPIO pins located between two V_{DD_HV_IO} supply pins.

3.7 DC electrical specifications

The following table describes the DC electrical specifications.

Table 10. DC electrical specifications⁽¹⁾

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
I _{DD}	CC	P	Operating current all supply rails	f _{MAX} ⁽²⁾	—	—	145	mA
I _{DDPE}	CC	C	Operating current all supplies including program/erase	f _{MAX} ⁽³⁾	—	—	165	mA
I _{DDAPP}	CC	P	Operating current all supplies with typical application	At T _J <150°C	—	—	125	mA
I _{DDAR}	CC	P	V _{DD_HV_IO} After Run operating current	At 40 °C Total device consumption on V _{DD_HV_IO} , including consumption for V _{DD_LV} generation. No I/O activity	—	—	22	mA
	CC	T		After-run mode HV current, T _A = 55 °C, V _{DD_HV_IO} = 5.5 V	—	—	24	
I _{SPIKE}	CC	T	Maximum short term current spike	< 20 μs observation window	—	—	60	mA
dI	CC	T	Current difference ratio to average current (dI/avg(I))	< 20 μs observation window	—	—	20	%
I _{SR}	CC	D	Current variation during boot/shut-down	—	—	—	50	mA
V _{REF_BG_T}	CC	P	Bandgap trimmed reference voltage	T _J = −40 °C to 150 °C V _{DD_HV_ADV} = 5 V ± 10%	1.200	—	1.237	V
V _{REF_BG_TC}	CC	C	Bandgap temperature coefficient ⁽⁴⁾	T _J = −40 °C to 150 °C V _{DD_HV_ADV} = 5 V ± 10%	-50	—	50	ppm /°C
V _{REF_BG_LR}	CC	C	Bandgap line regulation	T _J = −40 °C V _{DD_HV_ADV} = 5 V ± 10%	—	—	8000	ppm /V
		C		T _J = 150 °C V _{DD_HV_ADV} = 5 V ± 10%	—	—	4000	

1. The ranges in this table are design targets and actual data may vary in the given range.
2. f_{MAX} as specified per IP, unloaded I/O with LVDS pins active and terminated. Measured on an application specific pattern.
3. f_{MAX} as specified per IP, unloaded I/O with LVDS pins active and terminated. Measured on an application specific pattern with active flash program and erase.
4. The temperature coefficient and line regulation specifications are used to calculate the reference voltage drift at an operating point within the specified voltage and temperature operating conditions.

3.8 I/O pad specification

The following table describes the different pad type configurations.

Table 11. I/O pad specification descriptions

Pad type	Description
Weak configuration	Provides a good compromise between transition time and low electromagnetic emission. Pad impedance is centered around 800 Ω .
Medium configuration	Provides transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission. Pad impedance is centered around 200 Ω .
Strong configuration	Provides fast transition speed; used for fast interface. Pad impedance is centered around 50 Ω .
Very strong configuration	Provides maximum speed and controlled symmetric behavior for rise and fall transition. Used for fast interface including Ethernet interfaces requiring fine control of rising/falling edge jitter. Pad impedance is centered around 40 Ω .
Differential configuration	A few pads provide differential capability providing very fast interface together with good EMC performances.
Input only pads	These low input leakage pads are associated with the ADC channels.

Note: Each I/O pin on the device supports specific drive configurations. See the signal description table in the device reference manual for the available drive configurations for each I/O pin.

3.8.1 I/O input DC characteristics

Table 12 provides input DC electrical characteristics as described in Figure 5.

Figure 5. I/O input DC electrical characteristics definition




Table 12. I/O input DC electrical characteristics

Symbol	C	Parameter	Conditions	Value			Unit	
				Min	Typ	Max		
TTL								
V _{IHTTL}	SR	P	Input high level TTL	4.5 V < V _{DD_HV_IO} < 5.5 V ⁽⁶⁾	2	—	V _{DD_HV_IO} + 0.3	V
V _{ILTTL}	SR	P	Input low level TTL	4.5 V < V _{DD_HV_IO} < 5.5 V ⁽⁶⁾	−0.3	—	0.8	V
V _{HYSTTL}	—	C	Input hysteresis TTL	4.5 V < V _{DD_HV_IO} < 5.5 V ⁽⁶⁾	0.275	—	—	V
V _{DRFTTTL}	—	T	Input V _{IL} /V _{IH} temperature drift TTL	—	—	—	100	mV
AUTOMOTIVE								
V _{IHAUT} ⁽¹⁾	SR	P	Input high level AUTOMOTIVE	4.5 V < V _{DD_HV_IO} < 5.5 V	3.8	—	V _{DD_HV_IO} + 0.3	V
V _{ILAUT} ⁽²⁾	SR	P	Input low level AUTOMOTIVE	4.5 V < V _{DD_HV_IO} < 5.5 V	−0.3	—	2.1 ⁽³⁾	V
V _{HYSAUT} ⁽⁴⁾	—	C	Input hysteresis AUTOMOTIVE	4.5 V < V _{DD_HV_IO} < 5.5 V	0.4 ⁽³⁾	—	—	V
V _{DRFTAUT}	—	T	Input V _{IL} /V _{IH} temperature drift	4.5 V < V _{DD_HV_IO} < 5.5 V	—	—	100 ⁽⁵⁾	mV
CMOS								
V _{IHCMOS_H} ⁽⁶⁾	SR	P	Input high level CMOS (with hysteresis)	3.0 V < V _{DD_HV_IO} < 3.6 V	0.65 * V _{DD_HV_IO}	—	V _{DD_HV_IO} + 0.3	V
				4.5 V < V _{DD_HV_IO} < 5.5 V				
V _{IHCMOS} ⁽⁷⁾	SR	P	Input high level CMOS (without hysteresis)	3.0 V < V _{DD_HV_IO} < 3.6 V	0.6 * V _{DD_HV_IO}	—	V _{DD_HV_IO} + 0.3	V
				4.5 V < V _{DD_HV_IO} < 5.5 V				
V _{ILCMOS_H} ⁽⁶⁾	SR	P	Input low level CMOS (with hysteresis)	3.0 V < V _{DD_HV_IO} < 3.6 V	−0.3	—	0.35 * V _{DD_HV_IO}	V
				4.5 V < V _{DD_HV_IO} < 5.5 V				
V _{ILCMOS} ⁽⁷⁾	SR	P	Input low level CMOS (without hysteresis)	3.0 V < V _{DD_HV_IO} < 3.6 V	−0.3	—	0.4 * V _{DD_HV_IO}	V
				4.5 V < V _{DD_HV_IO} < 5.5 V				
V _{HYSCMOS}	—	C	Input hysteresis CMOS	3.0 V < V _{DD_HV_IO} < 3.6 V	0.1 * V _{DD_HV_IO}	—	—	V
				4.5 V < V _{DD_HV_IO} < 5.5 V ⁽⁸⁾				
V _{DRFTCMOS}	—	T	Input V _{IL} /V _{IH} temperature drift CMOS	3.0 V < V _{DD_HV_IO} < 3.6 V	—	—	100 ⁽⁵⁾	mV
				4.5 V < V _{DD_HV_IO} < 5.5 V				
INPUT CHARACTERISTICS ⁽⁷⁾								

Table 12. I/O input DC electrical characteristics (continued)

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
I _{LKG}	CC	P	Digital input leakage	4.5 V < V _{DD_HV} < 5.5 V 0.1*V _{DD_HV} < V _{IN} < 0.9*V _{DD_HV} TJ < 150 °C	—	—	1	μA
		C		4.5 V < V _{DD_HV} < 5.5 V V _{SS_HV} < V _{IN} < V _{DD_HV}	—	—	2	
I _{LKG_MED}	CC	C	Digital input leakage for MEDIUM pad	4.5 V < V _{DD_HV} < 5.5 V 0.1*V _{DD_HV} < V _{IN} < 0.9*V _{DD_HV}	—	—	500	nA
C _{IN}	CC	D	Digital input capacitance	GPIO input pins	—	—	10	pF
				Ethernet input pins	—	—	8	

1. A good approximation for the variation of the minimum value with supply is given by formula $V_{IHAUT} = 0.69 \times V_{DD_HV_IO}$.
2. A good approximation for the variation of the maximum value with supply is given by formula $V_{ILAUT} = 0.49 \times V_{DD_HV_IO}$.
3. Sum of V_{ILAUT} and V_{HYSAUT} is guaranteed to remain above 2.6 V in the 4.5 V < V_{DD_HV_IO} < 5.5 V. Production test done with 2.06 V limit at cold, T_J < 25 °C.
4. A good approximation of the variation of the minimum value with supply is given by formula $V_{HYSAUT} = 0.11 \times V_{DD_HV_IO}$.
5. In a 1 ms period, assuming stable voltage and a temperature variation of ±30 °C, V_{IL}/V_{IH} shift is within ±50 mV. For SENT requirement refer to NOTE on [page 34](#).
6. Only for V_{DD_HV_IO_JTAG} and V_{DD_HV_IO_ETH} power segment. The TTL threshold are controlled by the VSIO bit. VSIO[VSIO_xx] = 0 in the range 3.0 V < V_{DD_HV_IO} < 4.0 V, VSIO[VSIO_xx] = 1 in the range 4.5 V < V_{DD_HV_IO} < 5.5 V.
7. For LFAST, microsecond bus and LVDS input characteristics, refer to dedicated communication module chapters.
8. Only for V_{DD_HV_IO_JTAG} and V_{DD_HV_IO_ETH} power segment.

[Table 13](#) provides weak pull figures. Both pull-up and pull-down current specifications are provided.

Table 13. I/O pull-up/pull-down DC electrical characteristics


Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
I _{WPU}	CC	T	Weak pull-up current absolute value ⁽¹⁾ V _{IN} = 0 V V _{DD_POR} ⁽²⁾ < V _{DD_HV_IO} < 3.0 V ⁽³⁾⁽⁴⁾	10.6 * V _{DD_HV} - 10.6	—	—	μA
	CC	T	V _{IN} > V _{IL} = 1.1 V (TTL) 4.5 V < V _{DD_HV_IO} < 5.5 V	—	—	130	
	CC	P	V _{IN} = 0.69* V _{DD_HV_IO} 4.5 V < V _{DD_HV_IO} < 5.5 V	23	—	65	
	CC	T	V _{IN} = 0.49* V _{DD_HV_IO} 4.5 V < V _{DD_HV_IO} < 5.5 V	—	—	82	
R _{WPU}	CC	D	Weak pull-up resistance 0.49* V _{DD_HVIO} < V _{IN} < 0.69* V _{DD_HV_IO} 4.5 V < V _{DD_HV_IO} < 5.5 V	34	—	62	kΩ

Table 13. I/O pull-up/pull-down DC electrical characteristics (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
I _{WPD}	CC	T	Weak pull-down current absolute value $V_{IN} < V_{IL} = 0.9 \text{ V (TTL)}$ $4.5 \text{ V} < V_{DD_HV_IO} < 5.5 \text{ V}$	16	—	—	μA
		P		50	—	130	
		T		40	—	—	
R _{WPD}	CC	D	Weak pull-down resistance $0.49 * V_{DD_HV_IO} < V_{IN} < 0.69 * V_{DD_HV_IO}$ $4.5 \text{ V} < V_{DD_HV_IO} < 5.5 \text{ V}$	30	—	55	k Ω

- Weak pull-up/down is enabled within $t_{WK_PU} = 1 \mu\text{s}$ after internal/external reset has been asserted. Output voltage will depend on the amount of capacitance connected to the pin.
- V_{DD_POR} is the minimum $V_{DD_HV_IO}$ supply voltage for the activation of the device pull-up/down, and is given in the *Reset electrical characteristics* table of Section *Reset pad (PORST, ESR0) electrical characteristics* in this Datasheet.
- V_{DD_POR} is defined in the [Table 19: Reset electrical characteristics](#) of [Section 3.10: Reset pad \(PORST, ESR0\) electrical characteristics](#) in this Datasheet.
- Weak pull-up behavior during power-up. Operational with $V_{DD_HV_IO} > V_{DD_POR}$.


Figure 6. Weak pull-up electrical characteristics definition



3.8.2 I/O output DC characteristics

The figure below provides description of output DC electrical characteristics.

Figure 7. I/O output DC electrical characteristics definition



The following tables provide DC characteristics for bidirectional pads:

- [Table 14](#) provides output driver characteristics for I/O pads when in WEAK configuration.
- [Table 15](#) provides output driver characteristics for I/O pads when in MEDIUM configuration.
- [Table 16](#) provides output driver characteristics for I/O pads when in STRONG configuration.
- [Table 17](#) provides output driver characteristics for I/O pads when in VERY STRONG configuration.

Note: Driver configuration is controlled by SIUL2_MSCRN registers. It is available within two PBRIDGEA_CLK clock cycles after the associated SIUL2_MSCRN bits have been written.

[Table 14](#) shows the WEAK configuration output buffer electrical characteristics.

Table 14. WEAK configuration output buffer electrical characteristics

Symbol		C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
					Min	Typ	Max	
R _{OH_W}	CC	P	PMOS output impedance weak configuration	4.5 V < V _{DD_HV_IO} < 5.5 V Push pull, I _{OH} < 0.5 mA	520	800	1040	Ω
R _{OL_W}	CC	P	NMOS output impedance weak configuration	4.5 V < V _{DD_HV_IO} < 5.5 V Push pull, I _{OL} < 0.5 mA	520	800	1040	Ω
f _{MAX_W}	CC	T	Output frequency weak configuration	C _L = 25 pF ⁽³⁾	—	—	2	MHz
		C _L = 50 pF ⁽³⁾		—	—	1		
		D		C _L = 200 pF ⁽³⁾	—	—	0.25	
t _{TR_W}	CC	T	Transition time output pin weak configuration ⁽⁴⁾	C _L = 25 pF, 4.5 V < V _{DD_HV_IO} < 5.5 V	40	—	120	ns
				C _L = 50 pF, 4.5 V < V _{DD_HV_IO} < 5.5 V	80	—	240	
		D		C _L = 200 pF, 4.5 V < V _{DD_HV_IO} < 5.5 V	320	—	820	
				C _L = 25 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	50	—	150	
				C _L = 50 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	100	—	300	
				C _L = 200 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	350	—	1050	
t _{SKEW_W}	CC	T	Difference between rise and fall time	—	—	—	25	%
I _{DCMAX_W}	CC	D	Maximum DC current	—	—	—	4	mA
T _{PHL/PLH}	CC	D	Propagation delay	C _L = 25 pF, 4.5 V < V _{DD_HV_IO} < 5.9 V	—	—	120	ns
				C _L = 25 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V	—	—	150	
				C _L = 50 pF, 4.5 V < V _{DD_HV_IO} < 5.9 V	—	—	240	
				C _L = 50 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	—	—	300	

1. All V_{DD_HV_IO} conditions for 4.5V to 5.5V are valid for VSIO[VSIO_xx] = 1, and all specifications for 3.0V to 3.6V are valid for VSIO[VSIO_xx] = 0
2. All values need to be confirmed during device validation.
3. C_L is the sum of external capacitance. Device and package capacitances (C_{IN}, defined in [Table 12](#)) are to be added to calculate total signal capacitance (C_{TOT} = C_L + C_{IN}).
4. Transition time maximum value is approximated by the following formula:

$$0 \text{ pF} < C_L < 50 \text{ pF} \quad t_{TR_W}(\text{ns}) = 22 \text{ ns} + C_L(\text{pF}) \times 4.4 \text{ ns/pF}$$

$$50 \text{ pF} < C_L < 200 \text{ pF} \quad t_{TR_W}(\text{ns}) = 50 \text{ ns} + C_L(\text{pF}) \times 3.85 \text{ ns/pF}$$
5. Only for V_{DD_HV_IO_JTAG} segment when VSIO[VSIO_IJ] = 0 or V_{DD_HV_IO_ETH} segment when VSIO[VSIO_IF] = 0.

[Table 15](#) shows the MEDIUM configuration output buffer electrical characteristics.

Table 15. MEDIUM configuration output buffer electrical characteristics

Symbol		C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
					Min	Typ	Max	
R _{OH_M}	CC	P	PMOS output impedance MEDIUM configuration	4.5 V < V _{DD_HV_IO} < 5.5 V Push pull, I _{OH} < 2 mA	120	200	260	Ω
R _{OL_M}	CC	P	NMOS output impedance MEDIUM configuration	4.5 V < V _{DD_HV_IO} < 5.5 V Push pull, I _{OL} < 2 mA	120	200	260	Ω
f _{MAX_M}	CC	T	Output frequency MEDIUM configuration	C _L = 25 pF ⁽³⁾	—	—	12	MHz
		C _L = 50 pF ⁽³⁾		—	—	6		
		D		C _L = 200 pF ⁽³⁾	—	—	1.5	
t _{TR_M}	CC	T	Transition time output pin MEDIUM configuration ⁽⁴⁾	C _L = 25 pF 4.5 V < V _{DD_HV_IO} < 5.5 V	10	—	30	ns
				C _L = 50 pF 4.5 V < V _{DD_HV_IO} < 5.5 V	20	—	60	
				C _L = 200 pF 4.5 V < V _{DD_HV_IO} < 5.5 V	60	—	200	
		D		C _L = 25 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	12	—	42	
				C _L = 50 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	24	—	86	
				C _L = 200 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	70	—	300	
t _{SKEW_M}	CC	T	Difference between rise and fall time	—	—	—	25	%
I _{DCMAX_M}	CC	D	Maximum DC current	—	—	—	4	mA
T _{PHL/PLH}	CC	D	Propagation delay	C _L = 25 pF, 4.5 V < V _{DD_HV_IO} < 5.9 V	—	—	35	ns
				C _L = 25 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V	—	—	42	
				C _L = 50 pF, 4.5 V < V _{DD_HV_IO} < 5.9 V	—	—	70	
				C _L = 50 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V ⁽⁵⁾	—	—	85	

1. All V_{DD_HV_IO} conditions for 4.5 V to 5.5 V are valid for VSIO[VSIO_xx] = 1, and all specifications for 3.0V to 3.6V are valid for VSIO[VSIO_xx] = 0

2. All values need to be confirmed during device validation.

3. C_L is the sum of external capacitance. Device and package capacitances (C_{IN}, defined in [Table 12](#)) are to be added to calculate total signal capacitance (C_{TOT} = C_L + C_{IN}).

4. Transition time maximum value is approximated by the following formula:
 $0 \text{ pF} < C_L < 50 \text{ pF}$ $t_{TR_M}(\text{ns}) = 5.6 \text{ ns} + C_L(\text{pF}) \times 1.11 \text{ ns/pF}$
 $50 \text{ pF} < C_L < 200 \text{ pF}$ $t_{TR_M}(\text{ns}) = 13 \text{ ns} + C_L(\text{pF}) \times 0.96 \text{ ns/pF}$
5. Only for $V_{DD_HV_IO_JTAG}$ segment when $VSIO[VSIO_IJ] = 0$ or $V_{DD_HV_IO_ETH}$ segment when $VSIO[VSIO_IF] = 0$

Table 16 shows the STRONG configuration output buffer electrical characteristics.

Table 16. STRONG configuration output buffer electrical characteristics

Symbol		C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
					Min	Typ	Max	
R_{OH_S}	CC	P	PMOS output impedance STRONG configuration	$4.5 \text{ V} < V_{DD_HV_IO} < 5.5 \text{ V}$ Push pull, $I_{OH} < 8 \text{ mA}$	30	50	65	Ω
R_{OL_S}	CC	P	NMOS output impedance STRONG configuration	$4.5 \text{ V} < V_{DD_HV_IO} < 5.5 \text{ V}$ Push pull, $I_{OL} < 8 \text{ mA}$	30	50	65	Ω
f_{MAX_S}	CC	T	Output frequency STRONG configuration	$C_L = 25 \text{ pF}^{(3)}$	—	—	40	MHz
				$C_L = 50 \text{ pF}^{(3)}$	—	—	20	
				$C_L = 200 \text{ pF}^{(3)}$	—	—	5	
t_{TR_S}	CC	T	Transition time output pin STRONG configuration ⁽⁴⁾	$C_L = 25 \text{ pF}$ $4.5 \text{ V} < V_{DD_HV_IO} < 5.5 \text{ V}$	2.5	—	10	ns
				$C_L = 50 \text{ pF}$ $4.5 \text{ V} < V_{DD_HV_IO} < 5.5 \text{ V}$	3.5	—	16	
				$C_L = 200 \text{ pF}$ $4.5 \text{ V} < V_{DD_HV_IO} < 5.5 \text{ V}$	13	—	50	
				$C_L = 25 \text{ pF}$, $3.0 \text{ V} < V_{DD_HV_IO} < 3.6 \text{ V}^{(5)}$	4	—	15	
				$C_L = 50 \text{ pF}$, $3.0 \text{ V} < V_{DD_HV_IO} < 3.6 \text{ V}^{(5)}$	6	—	27	
				$C_L = 200 \text{ pF}$, $3.0 \text{ V} < V_{DD_HV_IO} < 3.6 \text{ V}^{(5)}$	20	—	83	
I_{DCMAX_S}	CC	D	Maximum DC current	—	—	—	10	mA
$ t_{SKEW_S} $	CC	T	Difference between rise and fall time	—	—	—	25	%

Table 16. STRONG configuration output buffer electrical characteristics (continued)

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Min	Typ	Max	
T _{PHL/PLH}	CC	D	Propagation delay	—	—	12	ns
						18	
						20	
						36	

1. All $V_{DD_HV_IO}$ conditions for 4.5 V to 5.5 V are valid for VSIO[VSIO_xx] = 1, and all specifications for 3.0 V to 3.6 V are valid for VSIO[VSIO_xx] = 0.
2. All values need to be confirmed during device validation.
3. C_L is the sum of external capacitance. Device and package capacitances (C_{IN} , defined in Table 12) are to be added to calculate total signal capacitance ($C_{TOT} = C_L + C_{IN}$).
4. Transition time maximum value is approximated by the following formula: $t_{TR_S}(ns) = 4.5 ns + C_L(pF) \times 0.23 ns/pF$.
5. Only for $V_{DD_HV_IO_JTAG}$ segment when VSIO[VSIO_IJ] = 0 or $V_{DD_HV_IO_ETH}$ segment when VSIO[VSIO_IF] = 0.

Table 17 shows the VERY STRONG configuration output buffer electrical characteristics.

Table 17. VERY STRONG configuration output buffer electrical characteristics

Symbol	C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Min	Typ	Max	
R _{OH_V}	CC	P	PMOS output impedance VERY STRONG configuration	20	40	60	Ω
		C	$V_{DD_HV_IO} = 3.3 V \pm 10\%$, VSIO[VSIO_xx] = 0, $I_{OH} = 7 mA^{(3)}$				
R _{OL_V}	CC	P	NMOS output impedance VERY STRONG configuration	20	40	60	Ω
		C	$V_{DD_HV_IO} = 3.3 V \pm 10\%$, VSIO[VSIO_xx] = 0, $I_{OL} = 7 mA^{(3)}$				
f _{MAX_V}	CC	T	Output frequency VERY STRONG configuration	—	—	50	MHz
			$V_{DD_HV_IO} = 5.0 V \pm 10\%$, $C_L = 25 pF^{(4)}$ VSIO[VSIO_xx] = 1, $C_L = 15 pF^{(3),(4)}$			50	

Table 17. VERY STRONG configuration output buffer electrical characteristics (continued)

Symbol		C	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
					Min	Typ	Max	
t _{TR_V}	CC	T	10–90% threshold transition time output pin VERY STRONG configuration	V _{DD_HV_IO} = 5.0 V ± 10%, C _L = 25 pF ⁽⁴⁾	1	—	5.3	ns
				V _{DD_HV_IO} = 5.0 V ± 10%, C _L = 50 pF ⁽⁴⁾	2.5	—	12	
				V _{DD_HV_IO} = 5.0 V ± 10%, C _L = 200 pF ⁽⁴⁾	11	—	45	
t _{TR20-80}	CC	—	20–80% threshold transition time output pin VERY STRONG configuration	V _{DD_HV_IO} = 5.0 V ± 10%, C _L = 25 pF ⁽⁴⁾	0.8	—	4	ns
				V _{DD_HV_IO} = 3.3 V ± 10%, C _L = 15 pF ⁽⁴⁾	1	—	5	
t _{TRTTL}	CC	—	TTL threshold transition time ⁽⁵⁾ for output pin in VERY STRONG configuration	V _{DD_HV_IO} = 3.3 V ± 10%, C _L = 25 pF ⁽⁴⁾	1	—	5	ns
Σt _{TR20-80}	CC	—	Sum of transition time 20–80% output pin VERY STRONG configuration	V _{DD_HV_IO} = 5.0 V ± 10%, C _L = 25 pF	—	—	9	ns
				V _{DD_HV_IO} = 3.3 V ± 10%, C _L = 15 pF ⁽⁴⁾	—	—	9	
t _{SKEW_V}	CC	T	Difference between rise and fall time at 20–80%	V _{DD_HV_IO} = 5.0 V ± 10%, C _L = 25 pF ⁽⁴⁾	0	—	1	ns
T _{PHL/PLH}	CC	D	Propagation delay	C _L = 25 pF, 4.5 V < V _{DD_HV_IO} < 5.9 V	—	—	9	ns
				C _L = 25 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V	—	—	10.5	
				C _L = 50 pF, 4.5 V < V _{DD_HV_IO} < 5.9 V	—	—	15	
				C _L = 50 pF, 3.0 V < V _{DD_HV_IO} < 3.6 V	—	—	12	
I _{DCMAX_VS}	CC	D	Maximum DC current	—	—	—	10	mA

1. All $V_{DD_HV_IO}$ conditions for 4.5 V to 5.5 V are valid for $VSIO[VSIO_xx] = 1$, and all specifications for 3.0 V to 3.6 V are valid for $VSIO[VSIO_xx] = 0$.
2. All values need to be confirmed during device validation.
3. Only available on the $V_{DD_HV_IO_JTAG}$ and $V_{DD_HV_IO_ETH}$ segments.
4. C_L is the sum of external capacitance. Add device and package capacitances (C_{IN} , defined in the [Table 12: I/O input DC electrical characteristics](#) in this Datasheet) to calculate total signal capacitance ($C_{TOT} = C_L + C_{IN}$).
5. TTL transition time as for Ethernet standard.

3.9 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair.

[Table 18](#) provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

In order to ensure device functionality, the sum of the dynamic and static currents of the I/O on a single segment should remain below the I_{DYNSEG} maximum value.

Pad mapping on each segment can be optimized using the pad usage information provided in the I/O Signal Description table. The sum of all pad usage ratios within a segment should remain below 100%.

Note: In order to maintain the required input thresholds for the SENT interface, the sum of all I/O pad output percent IR drop as defined in the I/O Signal Description table, must be below 50 %. See the I/O Signal Description attachment.

Note: The SPC572Lx I/O Signal Description and Input Multiplexing Tables are contained in a Microsoft Excel® workbook file attached to this document. Locate the paperclip symbol on the left side of the PDF window, and click it. Double-click on the Excel file to open it and select the I/O Signal Description Table tab.

Table 18. I/O consumption⁽¹⁾

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
I_{RMS_SEG}	SR	D	Sum of all the DC I/O current within a supply segment	$V_{DD} = 5.0\text{ V} \pm 10\%$	—	—	80	mA
				$V_{DD} = 3.3\text{ V} \pm 10\%$	—	—	80	
I_{RMS_W}	CC	D	RMS I/O current for WEAK configuration	$C_L = 25\text{ pF}$, 2 MHz $V_{DD} = 5.0\text{ V} \pm 10\%$	—	—	1.1	mA
				$C_L = 50\text{ pF}$, 1 MHz $V_{DD} = 5.0\text{ V} \pm 10\%$	—	—	1.1	
				$C_L = 25\text{ pF}$, 2 MHz $V_{DD} = 3.3\text{ V} \pm 10\%$	—	—	0.6	
				$C_L = 50\text{ pF}$, 1 MHz $V_{DD} = 3.3\text{ V} \pm 10\%$	—	—	0.6	
I_{RMS_M}	CC	D	RMS I/O current for MEDIUM configuration	$C_L = 25\text{ pF}$, 12 MHz $V_{DD} = 5.0\text{ V} \pm 10\%$	—	—	4.7	mA
				$C_L = 50\text{ pF}$, 6 MHz $V_{DD} = 5.0\text{ V} \pm 10\%$	—	—	4.8	
				$C_L = 25\text{ pF}$, 12 MHz $V_{DD} = 3.3\text{ V} \pm 10\%$	—	—	2.6	
				$C_L = 50\text{ pF}$, 6 MHz $V_{DD} = 3.3\text{ V} \pm 10\%$	—	—	2.7	

Table 18. I/O consumption⁽¹⁾ (continued)

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
I _{RMS_S}	CC	D	RMS I/O current for STRONG configuration	C _L = 25 pF, 50 MHz V _{DD} = 5.0 V ± 10%	—	—	19	mA
				C _L = 50 pF, 25 MHz V _{DD} = 5.0 V ± 10%	—	—	19	
				C _L = 25 pF, 50 MHz V _{DD} = 3.3 V ± 10%	—	—	10	
				C _L = 50 pF, 25 MHz V _{DD} = 3.3 V ± 10%	—	—	10	
I _{RMS_V}	CC	D	RMS I/O current for VERY STRONG configuration	C _L = 25 pF, 50 MHz, V _{DD} = 5.0V +/- 10%	—	—	22	mA
				C _L = 50 pF, 25 MHz, V _{DD} = 5.0V ± 10%	—	—	22	
				C _L = 25 pF, 50 MHz, V _{DD} = 3.3V ± 10%	—	—	11	
				C _L = 25 pF, 25 MHz, V _{DD} = 3.3V ± 10%	—	—	11	
I _{DYN_SEG}	SR	D	Sum of all the dynamic and DC I/O current within a supply segment	V _{DD} = 5.0 V ± 10%	—	—	195	mA
				V _{DD} = 3.3 V ± 10%	—	—	150	
I _{DYN_W} ⁽²⁾	CC	D	Dynamic I/O current for WEAK configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%	—	—	5.0	mA
				C _L = 50 pF, V _{DD} = 5.0 V ± 10%	—	—	5.1	
				C _L = 25 pF, V _{DD} = 3.3 V ± 10%	—	—	2.2	
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%	—	—	2.3	
I _{DYN_M}	CC	D	Dynamic I/O current for MEDIUM configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%	—	—	15	mA
				C _L = 50 pF, V _{DD} = 5.0 V ± 10%	—	—	15.5	
				C _L = 25 pF, V _{DD} = 3.3 V ± 10%	—	—	7.0	
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%	—	—	7.1	

Table 18. I/O consumption⁽¹⁾ (continued)

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
I _{DYN_S}	CC	D	Dynamic I/O current for STRONG configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%	—	—	50	mA
				C _L = 50 pF, V _{DD} = 5.0 V ± 10%	—	—	55	
				C _L = 25 pF, V _{DD} = 3.3 V ± 10%	—	—	22	
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%	—	—	25	
I _{DYN_V}	CC	D	Dynamic I/O current for VERY STRONG configuration	C _L = 25 pF, V _{DD} = 5.0 V ± 10%	—	—	60	mA
				C _L = 50 pF, V _{DD} = 5.0 V ± 10%	—	—	64	
				C _L = 25 pF, V _{DD} = 3.3 V ± 10%	—	—	26	
				C _L = 50 pF, V _{DD} = 3.3 V ± 10%	—	—	29	

- I/O current consumption specifications for the 4.5 V ≤ V_{DD_HV_IO} ≤ 5.5 V range are valid for VSIO_[VSIO_xx] = 1, and VSIO_[VSIO_xx] = 0 for 3.0 V ≤ V_{DD_HV_IO} ≤ 3.6 V.
- Stated maximum values represent peak consumption that lasts only a few ns during I/O transition. When possible (timed output) it is recommended to delay transition between pads by few cycles to reduce noise and consumption.

3.10 Reset pad ($\overline{\text{PORST}}$, $\overline{\text{ESR0}}$) electrical characteristics

The device implements a dedicated bidirectional reset pin ($\overline{\text{PORST}}$).

Note: $\overline{\text{PORST}}$ pin does not require active control. It is possible to implement an external pull-up to ensure correct reset exit sequence. Recommended value is 4.7 kΩ.

Figure 8. Start-up reset requirements




Figure 9 describes device behavior depending on supply signal on $\overline{PORST}$:

1. $\overline{PORST}$ low pulse amplitude is too low—it is filtered by input buffer hysteresis. Device remains in current state.
2. $\overline{PORST}$ low pulse duration is too short—it is filtered by a low pass filter. Device remains in current state.
3. $\overline{PORST}$ low pulse generates a reset:
 - a) $\overline{PORST}$ low but initially filtered during at least W_{FRST} . Device remains initially in current state.
 - b) $\overline{PORST}$ potentially filtered until W_{NFRST} . Device state is unknown: it may either be reset or remains in current state depending on other factors (temperature, voltage, device).
 - c) $\overline{PORST}$ asserted for longer than W_{NFRST} . Device is under reset.

Figure 9. Noise filtering on reset signal




Table 19. Reset electrical characteristics

Symbol			Parameter	Conditions	Value			Unit
					Min	Typ	Max	
V _{IH}	SR	P	Input high level TTL (Schmitt trigger)	—	2.0	—	V _{DD_HV_IO} +0.4	V
V _{IL}	SR	P	Input low level TTL (Schmitt trigger)	—	−0.4	—	0.8	V
V _{HYS}	CC	C	Input hysteresis TTL (Schmitt trigger)	—	275	—	—	mV
V _{DD_POR}	CC	C	Minimum supply for strong pull-down activation	—	—	—	1.2	V

Table 19. Reset electrical characteristics (continued)

Symbol			Parameter	Conditions	Value			Unit
					Min	Typ	Max	
I _{OL_R}	CC	C	Strong pull-down current ⁽¹⁾	Device under power-on reset V _{DD_HV_IO} = V _{DD_POR} , V _{OL} = 0.35 * V _{DD_HV_IO}	0.2	—	—	mA
				—	—	—	—	—
				Device under power-on reset 3.0 V < V _{DD_HV_IO} < 5.5 V, V _{OL} > 1.0 V	12	—	—	mA
I _{WPUL}	CC	P	Weak pull-up current absolute value	ESR0 pin V _{IN} = 0.69 * V _{DD_HV_IO}	23	—	—	μA
				ESR0 pin V _{IN} = 0.49 * V _{DD_HV_IO}	—	—	82	
I _{WPD}	CC	P	Weak pull-down current absolute value	PORST pin V _{IN} = 0.69 * V _{DD_HV_IO}	—	—	130	μA
				PORST pin V _{IN} = 0.49 * V _{DD_HV_IO}	40	—	—	
W _{FRST}	SR	P	PORST and ESR0 input filtered pulse	—	—	—	500	ns
W _{NFRST}	SR	P	PORST and ESR0 input not filtered pulse	—	2000	—	—	ns
W _{FNMI}	SR	P	ESR1 input filtered pulse	—	—	—	15	ns
W _{NFNMI}	SR	P	ESR1 input not filtered pulse	—	400	—	—	ns

1. I_{OL_R} applies to both PORST and ESR0: Strong pull-down is active on PHASE0 for PORST. Strong pull-down is active on PHASE0, PHASE1, PHASE2, and the beginning of PHASE3 for ESR0.

PORST must be connected to an external power-on supply circuitry. Minimum requested circuitry is external pull-up to ensure device can exit reset.

Note: No restrictions exist on reset signal slew rate apart from absolute maximum rating compliance.

3.11 Oscillator and PLL

Single phase-locked loop (PLL) module with the reference PLL (PLL0) generating the system and auxiliary clocks from the main oscillator driver.

Figure 10. PLL integration




Table 20. PLL0 electrical characteristics

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
f _{PLL0IN}	SR	—	PLL0 input clock ^{(1),(2)}	—	8	—	44	MHz
Δ _{PLL0IN}	SR	—	PLL0 input clock duty cycle ⁽¹⁾	—	40	—	60	%
f _{PLL0VCO}	CC	P	PLL0 VCO frequency	—	600	—	1250	MHz
f _{PLL0PHI0}	CC	P	PLL0 output frequency	—	4.762	—	80	MHz
f _{PLL0PHI1}	CC	P	PLL0 output frequency	—	4.762	—	100	MHz
t _{PLL0LOCK}	CC	P	PLL0 lock time	—	—	—	110	μs
Δ _{PLL0PHI0SPJ}	CC	T	PLL0_PHI0 single period jitter f _{PLL0IN} = 20 MHz (resonator)	f _{PLL0PHI0} = 400 MHz, 6-sigma pk-pk	—	—	200	ps
Δ _{PLL0PHI1SPJ}	CC	T	PLL0_PHI1 single period jitter f _{PLL0IN} = 20 MHz (resonator)	f _{PLL0PHI1} = 40 MHz, 6-sigma pk-pk	—	—	300 ⁽³⁾	ps
Δ _{PLL0LTJ}	CC	T	PLL0 output long term jitter ⁽³⁾ f _{PLL0IN} = 20 MHz (resonator), VCO frequency = 800 MHz	10 periods accumulated jitter (80 MHz equivalent frequency), 6-sigma pk-pk	—	—	± 250	ps
				16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk	—	—	± 300	ps
				long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk	—	—	± 500	ps
I _{PLL0}	CC	C	PLL0 consumption	FINE LOCK state	—	—	5	mA
f _{PLL0FREE}	CC	D	VCO free running frequency	—	35	—	400	MHz

1. PLL0IN clock retrieved directly from either Internal RC Oscillator (IRCOSC) or External Oscillator (XOSC) clock. Input characteristics are granted when using XOSC.
2. f_{PLL0IN} frequency must be scaled down using PLLDIG_PLL0DV[PREDIV] to ensure PFD input signal is in the range of 8 MHz-20 MHz.
3. $V_{\text{DD_LV}}$ noise due to application in the range $V_{\text{DD_LV}} = 1.25 \text{ V} \pm 5\%$ with frequency below PLL bandwidth (40 kHz) is filtered.

Table 21. External oscillator electrical specifications

Symbol		C	Parameter	Conditions		Value		Unit
						Min	Max	
f _{XTAL}	CC	D	Crystal frequency range ⁽¹⁾	—		4	8	MHz
						> 8	20	
						> 20	40	
t _{cst}	CC	T	Crystal start-up time ⁽²⁾⁽³⁾	—		—	5	ms
t _{rec}	CC	T	Crystal recovery time ⁽⁴⁾	—		—	0.5	ms
V _{IHEXT}	CC	D	EXTAL input high voltage (External Reference)	V _{REF} = 0.28 * V _{DD_HV_IO_JTAG}		V _{REF} + 0.6	—	V
V _{ILEXT}	CC	D	EXTAL input low voltage ⁽⁵⁾	V _{REF} = 0.28 * V _{DD_HV_IO_JTAG}		—	V _{REF} - 0.6	V
C _{S_EXTAL}	CC	T	Total on-chip stray capacitance on EXTAL pin	—		—	2.5 + value from Table 22	pF
C _{S_XTAL}	CC	T	Total on-chip stray capacitance on XTAL pin	—		—	2.5 + value from Table 22	pF
g _m	CC	D	Oscillator Transconductance	T _J = -40 °C to 150 °C 4.5 V < V _{DD_HV_IO} < 5.5 V	f _{XTAL} ≤ 8 MHz	2.6	11.0	mA/V
		f _{XTAL} ≤ 20 MHz			7.9	26.0		
		f _{XTAL} ≤ 40 MHz			10.4	34.0		
I _{XTAL}	CC	D	XTAL current ⁽⁶⁾	T _J = 150 °C		—	14	mA
V _{HYS}	CC	D	Comparator Hysteresis	T _J = 150 °C		0.1	1.0	V

1. The range is selectable by DCF record.
2. This value is determined by the crystal manufacturer and board design.
3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.
5. Applies to an external clock input and not to crystal mode.
6. I_{XTAL} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. Test circuit is shown in [Figure 11](#).

Table 22. Selectable load capacitance

load_cap_sel[4:0] from DCF record	Capacitance offered on EXTAL/XTAL (Cx and Cy) ^{(1),(2)} (pF)
00000	1.0
00001	2.0
00010	2.9
00011	3.8
00100	4.8
00101	5.7
00110	6.6
00111	7.5
01000	8.5
01001	9.4
01010	10.3
01011	11.2
01100	12.2
01101	13.1
01110	14.0
01111	15.0
10000–11111 ⁽³⁾	Reserved

1. Values are determined from simulation across process corners and voltage and temperature variation. Capacitance values vary $\pm 12\%$ across process, 0.25% across voltage, and no variation across temperature.
2. Values in this table do not include the die and package capacitances given by C_{S_XTAL}/C_{S_EXTAL} in [Table 21 \(External oscillator electrical specifications\)](#).
3. Configurations 10000–11111 should not be used. Configurations 10000–11100 result in same capacitances of configurations 00011–01111. Configurations 11101, 11110, and 11111 select maximum capacitances.

Figure 11. Test circuit




Table 23. Internal RC oscillator electrical specifications

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
f_{Target}	CC	D IRC target frequency	—	—	16	—	MHz
$\delta f_{\text{var_noT}}$	CC	P IRC frequency variation without temperature compensation	—	-8	—	+8	%
$\delta f_{\text{var_T}}$	CC	T IRC frequency variation with temperature compensation	$T_J < 150\text{ }^{\circ}\text{C}$	-1.5	—	+1.5	%
$\delta f_{\text{var_SW}}$	—	T IRC frequency accuracy after software trimming accuracy ⁽¹⁾	Trimming temperature	-1	—	+1	%
$t_{\text{start_noT}}$	CC	T Startup time to reach within $f_{\text{var_noT}}$	Factory trimming already applied	—	—	5	μs
$t_{\text{start_T}}$	CC	D Startup time to reach within $f_{\text{var_T}}$	Factory trimming already applied	—	—	120	μs

1. The typical user trim step size of $\delta f_{\text{TRIM}} = 0.35\text{ }%$

3.12 ADC specifications

3.12.1 ADC input description

Figure 12 shows the input equivalent circuit for fast SARn channels.

Figure 12. Input equivalent circuit (Fast SARn channels)




Figure 13 shows the input equivalent circuit for SARB channels.

Figure 13. Input equivalent circuit (SARB channels)




Table 24. ADC pin specification⁽¹⁾

Symbol	C	Parameter	Conditions	Value		Unit
				Min	Max	
I_{LK_INUD}	CC	C	$T_J < 40\text{ }^{\circ}\text{C}$, no current injection on adjacent pin	—	70	nA
			$T_J < 150\text{ }^{\circ}\text{C}$, no current injection on adjacent pin	—	220	
I_{LK_INUSD}	CC	C	$T_J < 40\text{ }^{\circ}\text{C}$, no current injection on adjacent pin	—	80	nA
			$T_J < 150\text{ }^{\circ}\text{C}$, no current injection on adjacent pin	—	250	

Table 24. ADC pin specification⁽¹⁾ (continued)

Symbol		C	Parameter	Conditions	Value		Unit
					Min	Max	
I _{LK_INREF}	CC	C	Input leakage current, two ADC channels input with weak pull-up and weak pull-down and alternate reference	T _J < 40 °C, no current injection on adjacent pin	—	160	nA
		C		T _J < 150 °C, no current injection on adjacent pin	—	400	
I _{LK_INOUT}	CC	C	Input leakage current, two ADC channels input, GPIO output buffer with weak pull-up and weak pull-down	T _J < 40 °C, no current injection on adjacent pin	—	140	nA
		C		T _J < 150 °C, no current injection on adjacent pin	—	380	
I _{INJ}	CC	T	Injection current on analog input preserving functionality	Applies to any analog pins	−3	3	mA
C _{HV_ADC}	SR	D	V _{DD_HV_ADV} external capacitance ⁽²⁾		1	2.2	μF
C _{P1}	CC	D	Pad capacitance	—	0	10	pF
C _{P2}	CC	D	Internal routing capacitance	SARn channels	0	0.5	pF
		D		SARB channels ⁽³⁾	0	1	
C _{P3}	CC	D	Internal routing capacitance	Only for SARB channels	0	1	pF
C _S	CC	D	SAR ADC sampling capacitance	—	6	8.5	pF
R _{SWn}	CC	D	Analog switches resistance	SARn channels	0	1.1	kΩ
		D		SARB channels ⁽⁴⁾	0	1.7	
R _{AD}	CC	D	ADC input analog switches resistance	—	0	0.6	kΩ
R _{CMSW}	CC	D	Common mode switch resistance	—	0	2.6	kΩ
R _{CMRL}	CC	D	Common mode resistive ladder	—	0	3.5	kΩ
R _{SAFE PD} ⁽⁴⁾	CC	D	Discharge resistance for AN7 channels (strong pull-down for safety)	—	0	300	W
ΣI _{ADR}	CC	C+ P	Sum of ADC and S/D reference consumption	ADC enabled	—	40	μA

1. All specifications in this table valid for the full input voltage range for the analog inputs.

2. For noise filtering, add a high frequency bypass capacitance of 0.1 μF between V_{DD_HV_ADV} and V_{SS_HV_ADV}.

3. Characteristics corresponding to fast SARn channels also apply to SARB fast channels (AN16, AN17 and AN24).

4. Safety pull-down is available for port pin PE[14]. It enables discharge of up to 100 nF from 5 V every 300 ms.

3.12.2 SAR ADC electrical specification

The SARn ADCs are 12-bit Successive Approximation Register analog-to-digital converters with full capacitive DAC. The SARn architecture allows input channel multiplexing.

Table 25. SARn ADC electrical specification⁽¹⁾

Symbol		C	Parameter	Conditions	Value		Unit
					Min	Max	
V _{ALTREF}	SR	P	ADC alternate reference voltage	V _{ALTREF} < V _{DD_HV_IO_MAIN}	4.5	5.5	V
		C		V _{ALTREF} < V _{DD_HV_ADV}	2.0	4.0	
		C			4.0	5.9	
V _{IN}	SR	D	ADC input signal	0 < V _{IN} < V _{DD_HV_IO_MAIN}	V _{SS_HV_ADR}	V _{DD_HV_ADR}	V
f _{ADCK}	SR	P	Clock frequency	T _J < 150 °C	7.5	14.6	MHz
t _{ADCPRECH}	SR	T	ADC precharge time	Fast SAR—fast precharge	135	—	ns
				Fast SAR—full precharge	270	—	
				Slow SAR (SARADC_B) ⁽²⁾ —fast precharge	270	—	
				Slow SAR (SARADC_B) ⁽²⁾ —full precharge	540	—	
ΔV _{PRECH}	SR	D	ADC precharge voltage	Full precharge V _{PRECH} = V _{DD_HV_ADR} /2 T _J < 150 °C	−0.25	0.25	V
		D		Fast precharge V _{PRECH} = V _{DD_HV_ADR} /2 T _J < 150 °C	−0.5	0.5	V
ΔV _{INTREF}	CC	P	Internal reference voltage precision	Applies to all internal reference points (V _{SS_HV_ADR} , 1/3 * V _{DD_HV_ADR} , 2/3 * V _{DD_HV_ADR} , V _{DD_HV_ADR})	−0.20	0.20	V
t _{ADCSAMPLE}	SR	P	ADC sample time ⁽³⁾	Fast SAR – 12-bit configuration	0.750	—	μs
		D		Fast SAR – 10-bit configuration	0.555	—	
		P		Slow SAR (SARADC_B) ⁽²⁾ – 12-bit configuration	1.500	—	
		D		Slow SAR (SARADC_B) ⁽²⁾ – 10-bit configuration	0.833	—	
t _{ADCEVAL}	SR	P	ADC evaluation time	12-bit configuration (25 clock cycles)	1.712	—	μs
		D		10-bit configuration (21 clock cycles)	1.458	—	

Table 25. SARn ADC electrical specification⁽¹⁾ (continued)

Symbol		C	Parameter	Conditions	Value		Unit
					Min	Max	
$I_{ADCREFH}^{(4),(5)}$	CC	T	ADC high reference current ⁽⁶⁾	Dynamic consumption $t_{conv} \geq 5 \mu s$ (average across all codes)	—	$3.5^{(7)}$	μA
				Dynamic consumption $t_{conv} \geq 2.5 \mu s$ (average across all codes)	—	$7^{(8)}$	
				Static consumption (Power Down mode)	—	+8	
		T		Bias Current ⁽⁹⁾	—	+2	
$I_{ADCREFL}^{(5)}$	CC	D	ADC low reference current	Run mode $t_{conv} \geq 5 \mu s$ $V_{DD_HV_ADR} \leq 5.5 V$	—	15	μA
				Run mode $t_{conv} = 2.5 \mu s$ $V_{DD_HV_ADR} \leq 5.5 V$	—	30	
				Power Down mode $V_{DD_HV_ADR} \leq 5.5 V$	—	1	
I_{ADV_S}	CC	P	$V_{DD_HV_ADV}$ power supply current	Run mode ⁽⁵⁾ $t_{conv} \geq 5 \mu s$	—	4.0	mA
TUE ₁₂	CC	T ⁽¹⁰⁾	Total unadjusted error in 12-bit configuration ⁽¹¹⁾	$T_J < 150\text{ }^{\circ}C$, $V_{DD_HV_ADV} > 4 V$, $V_{DD_HV_ADR}, V_{ALTREF} > 4 V$	−4	4	LSB (12b)
		P		$T_J < 150\text{ }^{\circ}C$, $V_{DD_HV_ADV} > 4 V$, $V_{DD_HV_ADR}, V_{ALTREF} > 4 V$	−6	6	
		T		$T_J < 150\text{ }^{\circ}C$, $V_{DD_HV_ADV} > 4 V$, $4 V > V_{ALTREF} > 2 V$	−6	6	
		T		$T_J < 150\text{ }^{\circ}C$, $4 V > V_{DD_HV_ADV} > 3.5 V$	−12	12	
TUE ₁₀	CC	T	Total unadjusted error in 10-bit configuration	$T_J < 150\text{ }^{\circ}C$, $V_{DD_HV_ADV} > 4 V$ $V_{DD_HV_ADR}, V_{ALTREF} > 4 V$	−1.5	1.5	LSB (10b)
		T		$T_J < 150\text{ }^{\circ}C$, $V_{DD_HV_ADV} > 4 V$, $4 V > V_{DD_HV_ADR}, V_{ALTREF} > 2 V$	−2.0	2.0	

Table 25. SARn ADC electrical specification⁽¹⁾ (continued)

Symbol		C	Parameter	Conditions	Value		Unit
					Min	Max	
Δ_{TUE12}	CC	D	TUE degradation due to $V_{DD_HV_ADR}$ offset with respect to $V_{DD_HV_ADV}$	$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	0	0	LSB (12b)
		D		$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-2	2	
		D		$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-4	4	
		D		$V_{IN} < V_{DD_HV_ADV}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100 \text{ mV}]$	-6	6	
		D		$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [0:25 \text{ mV}]$	-2.5	2.5	
		D		$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [25:50 \text{ mV}]$	-4	4	
		D		$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [50:75 \text{ mV}]$	-7	7	
		D		$V_{DD_HV_ADV} < V_{IN} < V_{DD_HV_ADR}$ $V_{DD_HV_ADR} - V_{DD_HV_ADV} \in [75:100 \text{ mV}]$	-12	12	
DNL	CC	P	Differential non-linearity	$V_{DD_HV_ADV} > 4 \text{ V}$ $V_{DD_HV_ADR} > 4 \text{ V}$	-1	2	LSB (12b)

- Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.
- Characteristics corresponding to SARn channels apply only for slow SAR channels i.e., all SARn channels except AN16, AN17, and AN24.
- Minimum ADC sample times are dependent on adequate charge transfer from the external driving circuit to the internal sample capacitor. The time constant of the entire circuit must allow the sampling capacitor to charge within 1/2 LSB within the sampling window. Please refer to [Figure 12](#) and [Figure 13](#) for models of the internal ADC circuit, and the values to use in external RC sizing and calculating the sampling window duration.
- $I_{ADCREFH}$ and $I_{ADCREFL}$ are independent from ADC clock frequency. It depends on conversion rate: consumption is driven by the transfer of charge between internal capacitances during the conversion.
- Current parameter values are for a single ADC.
- Total consumption is given by the sum for all ADCs (associated to the reference pin) of their dynamic consumption and their static consumption.
- Typical consumption is 2 μA .
- Typical consumption is 4 μA .

9. Extra bias current is present only when BIAS is selected. Apply only once for all ADCs.
10. Extended bench validation performed on 3 samples for each process corner.
11. This parameter is guaranteed by bench validation with a small sample of typical devices, and tested in production to ± 6 LSB.

3.12.3 S/D ADC electrical specification

The SDn ADCs are Sigma Delta 16-bit analog-to-digital converters with 333 Ksps maximum output rate.

Table 26. SDn ADC electrical specification⁽¹⁾

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
V _{IN}	SR	P	ADC input signal	—	0	—	V _{DD_HV_ADR_D}	V
V _{IN_PK2PK} ⁽²⁾	SR	D	Input range peak to peak	Single ended V _{INM} = V _{SS_HV_ADR}	V _{DD_HV_ADR} /GAIN			V
		D	V _{IN_PK2PK} = V _{INP} ⁽³⁾ – V _{INM} ⁽⁴⁾	Single ended V _{INM} = 0.5*V _{DD_HV_ADR} GAIN = 1	±0.5*V _{DD_HV_ADR}			
		D		Single ended V _{INM} = 0.5*V _{DD_HV_ADR} GAIN = 2,4,8,16	±V _{DD_HV_ADR} /GAIN			
		D		Differential, 0 < V _{IN} < V _{DD_HV_IO_MAIN}	±V _{DD_HV_ADR} /GAIN			
f _{ADCD_M}	SR	P	S/D modulator Input Clock	—	4	14.4	16	MHz
f _{IN}	SR	D	Input signal frequency	SNR = 80 dB f _{ADCD_S} = 150 kHz	0.01	—	50 ⁽⁵⁾	kHz
		D		SNR = 74 dB f _{ADCD_S} = 333 kHz	0.01	—	111 ⁽⁵⁾	
f _{ADCD_S}	SR	D	Output conversion rate	—	—	—	333	ksps
—	CC	D	Oversampling ratio	Internal modulator	24	—	256	—
				External modulator	—	—	256	—
RESOLUTION	CC	D	S/D register resolution ⁽⁶⁾	2's complement notation	16			bit
GAIN	SR	D	ADC gain	Defined via ADC_SD[PGA] register. Only integer powers of 2 are valid gain values.	1	—	16	—

Table 26. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
δ_{GAIN}	CC	C	Absolute value of the ADC gain error ^{(7),(8)}	—	—	1.5	%
		D	After calibration, $\Delta V_{\text{DD_HV_ADR}} < 5\%$ $\Delta V_{\text{DD_HV_ADV}} < 10\%$ $\Delta T_J < 50\text{ }^{\circ}\text{C}$	—	—	5	mV
			After calibration, $\Delta V_{\text{DD_HV_ADR}} < 5\%$ $\Delta V_{\text{DD_HV_ADV}} < 10\%$ $\Delta T_J < 100\text{ }^{\circ}\text{C}$	—	—	7.5	
			After calibration, $\Delta V_{\text{DD_HV_ADR}} < 5\%$ $\Delta V_{\text{DD_HV_ADV}} < 10\%$ $\Delta T_J < 150\text{ }^{\circ}\text{C}$	—	—	10	
V_{OFFSET}	CC	P	Input Referred Offset Error ^{(7),(8),(9)}	—	10* (1+1/gain)	20	mV
		D	After calibration, $\Delta V_{\text{DD_HV_ADR}} < 10\%$ $\Delta T_J < 50\text{ }^{\circ}\text{C}$	—	—	5	
			After calibration, $\Delta V_{\text{DD_HV_ADV}} < 10\%$ $\Delta T_J < 100\text{ }^{\circ}\text{C}$			7.5	
			After calibration, $\Delta V_{\text{DD_HV_ADV}} < 10\%$ $\Delta T_J < 150\text{ }^{\circ}\text{C}$	0.5		10	

Table 26. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
SNR _{DIFF150}	CC	P	Signal to noise ratio in differential mode 150 ksp/s output rate $4.5 < V_{DD_HV_ADV} < 5.5$ $V_{DD_HV_ADR} = V_{DD_HV_ADV}$ GAIN = 1 $T_J < 150\text{ }^{\circ}\text{C}$	80	—	—	dBFS
		C	$4.5 < V_{DD_HV_ADV} < 5.5$ $V_{DD_HV_ADR} = V_{DD_HV_ADV}$ GAIN = 2 $T_J < 150\text{ }^{\circ}\text{C}$	77	—	—	
		C	$4.5 < V_{DD_HV_ADV} < 5.5$ $V_{DD_HV_ADR} = V_{DD_HV_ADV}$ GAIN = 4 $T_J < 150\text{ }^{\circ}\text{C}$	74	—	—	
		C	$4.5 < V_{DD_HV_ADV} < 5.5$ $V_{DD_HV_ADR} = V_{DD_HV_ADV}$ GAIN = 8 $T_J < 150\text{ }^{\circ}\text{C}$	71	—	—	
		D	$4.5 < V_{DD_HV_ADV} < 5.5$ $V_{DD_HV_ADR} = V_{DD_HV_ADV}$ GAIN = 16 $T_J < 150\text{ }^{\circ}\text{C}$	68	—	—	
SNR _{DIFF333}	CC	P	Signal to noise ratio in differential mode 333 ksp/s output rate $4.5 < V_{DD_HV_ADV} < 5.5$ $V_{DD_HV_ADR} = V_{DD_HV_ADV}$ GAIN = 1 $T_J < 150\text{ }^{\circ}\text{C}$	74	—	—	dBFS
		C	$4.5 < V_{DD_HV_ADV} < 5.5$ $V_{DD_HV_ADR} = V_{DD_HV_ADV}$ GAIN = 2 $T_J < 150\text{ }^{\circ}\text{C}$	71	—	—	
		C	$4.5 < V_{DD_HV_ADV} < 5.5$ $V_{DD_HV_ADR} = V_{DD_HV_ADV}$ GAIN = 4 $T_J < 150\text{ }^{\circ}\text{C}$	68	—	—	
		C	$4.5 < V_{DD_HV_ADV} < 5.5$ $V_{DD_HV_ADR} = V_{DD_HV_ADV}$ GAIN = 8 $T_J < 150\text{ }^{\circ}\text{C}$	65	—	—	
		D	$4.5 < V_{DD_HV_ADV} < 5.5$ $V_{DD_HV_ADR} = V_{DD_HV_ADV}$ GAIN = 16 $T_J < 150\text{ }^{\circ}\text{C}$	62	—	—	

Table 26. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
SNR _{SE150}	CC	C	Signal to noise ratio in single ended mode 150 ksps output rate ⁽¹⁰⁾	4.5 < V _{DD_HV_ADV} < 5.5 V _{DD_HV_ADR} = V _{DD_HV_ADV} GAIN = 1 T _J < 150 °C	74	—	—	dBFS
		P		4.5 < V _{DD_HV_ADV} < 5.5 V _{DD_HV_ADR} = V _{DD_HV_ADV} GAIN = 1 T _J < 150 °C	68	—	—	
		T		4.5 < V _{DD_HV_ADV} < 5.5 V _{DD_HV_ADR} = V _{DD_HV_ADV} GAIN = 2 T _J < 150 °C	71	—	—	
				4.5 < V _{DD_HV_ADV} < 5.5 V _{DD_HV_ADR} = V _{DD_HV_ADV} GAIN = 4 T _J < 150 °C	68	—	—	
				4.5 < V _{DD_HV_ADV} < 5.5 V _{DD_HV_ADR} = V _{DD_HV_ADV} GAIN = 8 T _J < 150 °C	65	—	—	
		D		4.5 < V _{DD_HV_ADV} < 5.5 V _{DD_HV_ADR} = V _{DD_HV_ADV} GAIN = 16 T _J < 150 °C	62	—	—	
SFDR	CC	P	Spurious free dynamic range	GAIN = 1	60	—	—	dBc
		C		GAIN = 2	60	—	—	
		C		GAIN = 4	60	—	—	
		C		GAIN = 8	60	—	—	
		D		GAIN = 16	60	—	—	
Z _{DIFF} ⁽¹¹⁾	CC	D	Differential input impedance	GAIN = 1	1000	1250	1500	kΩ
				GAIN = 2	600	800	1000	
				GAIN = 4	300	400	500	
				GAIN = 8	200	250	300	
				GAIN = 16	200	250	300	
Z _{CM} ⁽¹¹⁾	CC	D	Common mode input impedance	GAIN = 1	1400	1800	2200	kΩ
				GAIN = 2	1000	1300	1600	
				GAIN = 4	700	950	1150	
				GAIN = 8	500	650	800	
				GAIN = 16	500	650	800	

Table 26. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
ΔV_{INTCM}	CC	D	Common mode input reference voltage	—	-12%	—	+12%	
R_{BIAS}	CC	D	Bare bias resistance	—	110	144	180	k Ω
V_{BIAS}	CC	D	Bias voltage	—	—	$V_{DD_HV_ADR/2}$	—	V
δV_{BIAS}	CC	D	Bias voltage accuracy	—	-2.5	—	+2.5	%
CMRR	SR	D	Common mode rejection ratio	—	54	—	—	dB
R_{Caaf}	SR	D	Anti-aliasing filter	External series resistance	—	—	20	k Ω
	CC	D		Filter capacitances	180	—	—	pF
$f_{PASSBAND}$	CC	D	Pass band ⁽¹²⁾	—	0.01	—	$0.333 * f_{ADCD_S}$	kHz
δ_{RIPPLE}	CC	D	Pass band ripple ⁽¹³⁾	$0.333 * f_{ADCD_S}$	-1	—	1	%
$F_{rolloff}$	CC	D	Stop band attenuation	$[0.5 * f_{ADCD_S}, 1.0 * f_{ADCD_S}]$	40	—	—	dB
				$[1.0 * f_{ADCD_S}, 1.5 * f_{ADCD_S}]$	45	—	—	
				$[1.5 * f_{ADCD_S}, 2.0 * f_{ADCD_S}]$	50	—	—	
				$[2.0 * f_{ADCD_S}, 2.5 * f_{ADCD_S}]$	55	—	—	
				$[2.5 * f_{ADCD_S}, f_{ADCD_M/2}]$	60	—	—	

Table 26. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
δ_{GROUP}	CC	D	Group delay	Within pass band – Tclk is $f_{\text{ADCD_M}} / 2$	—	—	—	Tclk
				OSR = 24	—	—	238.5	
				OSR = 28	—	—	278	
				OSR = 32	—	—	317.5	
				OSR = 36	—	—	357	
				OSR = 40	—	—	396.5	
				OSR = 44	—	—	436	
				OSR = 48	—	—	475.5	
				OSR = 56	—	—	554.5	
				OSR = 64	—	—	633.5	
				OSR = 72	—	—	712.5	
				OSR = 75	—	—	699	
				OSR = 80	—	—	791.5	
				OSR = 88	—	—	870.5	
				OSR = 96	—	—	949.5	
				OSR = 112	—	—	1107.5	
				OSR = 128	—	—	1265.5	
				OSR = 144	—	—	1423.5	
				OSR = 160	—	—	1581.5	
				OSR = 176	—	—	1739.5	
				OSR = 192	—	—	1897.5	
				OSR = 224	—	—	2213.5	
				OSR = 256	—	—	2529.5	
							Distortion within pass band	–0.5/ $f_{\text{ADCD_S}}$
f_{HIGH}	CC	D	High pass filter 3dB frequency	Enabled	—	$10\text{e-}5 \cdot f_{\text{ADCD_S}}$	—	—
t_{STARTUP}	CC	D	Start-up time from power down state	—	—	100	μs	
t_{LATENCY}	CC	D	Latency between input data and converted data when input mux does not change	HPF = ON	—	—	$\delta_{\text{GROUP}} + f_{\text{ADCD_S}}$	—
				HPF = OFF	—	—	δ_{GROUP}	—

Table 26. SDn ADC electrical specification⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
t _{SETTLING}	CC	D	Settling time after mux change	—	—	2*δ _{GROUP} + 3*f _{ADCD_S}	—
			HPF = OFF			2*δ _{GROUP} + 2*f _{ADCD_S}	
t _{ODRECOVERY}	CC	D	Overdrive recovery time	—	—	2*δ _{GROUP} + f _{ADCD_S}	—
			HPF = OFF			2*δ _{GROUP}	
C _{S_D}	CC	D	S/D ADC sampling capacitance after sampling switch ⁽¹⁴⁾	—	—	75*GAIN	fF
		D	GAIN = 16	—	—	600	fF
IBIAS	CC	D	Bias consumption	—	—	3.5	mA
I _{ADV_D}	CC	P	V _{DD_HV_ADV} power supply current (single S/D ADC)	—	—	3.5	mA
I _{ADCS/D_REFH}	CC	T	S/D ADC Reference High Current	—	—	3.5	μA
		T	Static consumption (Power down)	—	—	+8	

- Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.
- For input voltage above the maximum and below the clamp voltage of the input pad, there is no latch-up concern, and the signal will only be 'clipped'.
- V_{INP} is the input voltage applied to the positive terminal of the SDADC.
- V_{INM} is the input voltage applied to the negative terminal of the SDADC.
- Maximum input of 166.67 kHz supported with reduced accuracy. See SNR specifications.
- When using a GAIN setting of 16, the conversion result will always have a value of zero in the least significant bit. This gives an effective resolution of 15 bits.
- Offset and gain error due to temperature drift can occur in either direction (+/-) for each of the SDADCs on the device.
- Calibration of gain is possible when gain = 1.
Offset Calibration should be done with respect to 0.5*V_{DD_HV_ADR} for *differential mode* and *single ended mode with negative input*=0.5*V_{DD_HV_ADR}.
Offset Calibration should be done with respect to 0 for "single ended mode with negative input=0".
Both offset and Gain Calibration is guaranteed for ±5% variation of V_{DD_HV_ADR}, ±10% variation of V_{DD_HV_ADV}, and ± 50 °C temperature variation.
- Conversion offset error must be divided by the applied gain factor (1, 2, 4, 8, or 16) to obtain the actual input referred offset error.
- This parameter is guaranteed by bench validation with a small sample of typical devices, and tested in production to a value of 6 dB less.
- Impedance given at f_{ADCD_M} = 16 MHz. Impedance is inversely proportional to frequency:
Z_{DIFF}(f_{ADCD_M}) = 16 MHz/f_{ADCD_M} * Z_{DIFF}
Z_{CM}(f_{ADCD_M}) = 16 MHz/f_{ADCD_M} * Z_{CM}
- SNR values guaranteed only if external noise on the ADC input pin is attenuated by the required SNR value in the frequency range of f_{ADCD_S} - f_{ADCD_M} to f_{ADCD_M} + f_{ADCD_S}, where f_{ADCD_M} is the input sampling frequency, and f_{ADCD_S} is the output sample frequency. A proper external input filter should be used to remove any interfering signals in this frequency range.
- The ±1% passband ripple specification is equivalent to 20 * log₁₀ (0.99) = 0.087 dB.

14. This capacitance does not include pin capacitance, that can be considered together with external capacitance, before sampling switch.

3.13 Temperature sensor

The following table describes the temperature sensor electrical characteristics.

Table 27. Temperature sensor electrical characteristics

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
—	CC	—	Temperature monitoring range	—	−40	—	150	°C
T _{SENS}	CC	P	Sensitivity	—	—	5.18	—	mV/°C
T _{ACC}	CC	P	Accuracy	T _J < 150 °C	−3	—	3	°C
I _{TEMP_SENS}	CC	C	V _{DD_HV_ADV} power supply current	—	—	—	700	μA

3.14 LVDS Fast Asynchronous Serial Transmission (LFAST) pad electrical characteristics

The LFAST pad electrical characteristics apply to both the SIPI and high-speed debug serial interfaces on the device. The same LVDS pad is used for the Microsecond Channel (MSC) and DSPI LVDS interfaces, with different characteristics given in the following tables.

3.14.1 LFAST interface timing diagrams

Figure 14. LFAST and MSC/DSPi LVDS timing definition




Figure 15. Power-down exit time





Figure 16. Rise/fall time



3.14.2 LFAST and MSC/DSPI LVDS interface electrical characteristics

The following table contains the electrical characteristics for the LFAST interface.

Table 28. LVDS pad startup and receiver electrical characteristics⁽¹⁾⁽²⁾

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
STARTUP ^{(3),(4)}							
t _{STRT_BIAS}	CC	T	Bias current reference startup time ⁽⁵⁾	—	0.5	4	μs
t _{PD2NM_TX}	CC	T	Transmitter startup time (power down to normal mode) ⁽⁶⁾	—	0.4	2.75	μs

Table 28. LVDS pad startup and receiver electrical characteristics⁽¹⁾⁽²⁾ (continued)

Symbol	C		Parameter	Conditions	Value			Unit
					Min	Typ	Max	
t_{SM2NM_TX}	CC	T	Transmitter startup time (sleep mode to normal mode) ⁽⁷⁾	Not applicable to the MSC/DSPI LVDS pad	—	0.2	0.5	μs
t_{PD2NM_RX}	CC	T	Receiver startup time (power down to normal mode) ⁽⁸⁾	—	—	20	40	ns
t_{PD2SM_RX}	CC	T	Receiver startup time (power down to sleep mode) ⁽⁹⁾	Not applicable to the MSC/DSPI LVDS pad	—	20	50	ns
I_{LVDS_BIAS}	CC	T	LVDS bias current consumption	Tx or Rx enabled	—	—	0.95	mA
TRANSMISSION LINE CHARACTERISTICS (PCB Track)								
Z_0	SR	D	Transmission line characteristic impedance	—	47.5	50	52.5	Ω
Z_{DIFF}	SR	D	Transmission line differential impedance	—	95	100	105	Ω
RECEIVER								
V_{ICOM}	SR	T	Common mode voltage	—	0.15 ⁽¹⁰⁾	—	1.6 ⁽¹¹⁾	V
$ ΔV_I $	SR	P	Differential input voltage ⁽¹²⁾	—	100	—	—	mV
V_{HYS}	CC	C	Input hysteresis	—	25	—	—	mV
R_{IN}	CC	D	Terminating resistance	$V_{DD_HV_IO} = 5.0\text{ V} \pm 10\%$	80	125	150	Ω
		D		$V_{DD_HV_IO} = 3.3\text{ V} \pm 10\%$	80	115	150	Ω
C_{IN}	CC	D	Differential input capacitance ⁽¹³⁾	—	—	3.5	6.0	pF
I_{LVDS_RX}	CC	T	Receiver DC current consumption	Enabled	—	—	0.5	mA

1. The LVDS pad startup and receiver electrical characteristics in this table apply to the LFAST LVDS pad, and the MSC/DSPI LVDS pad except where noted in the conditions.
2. All LVDS pad electrical characteristics are valid from -40 °C to 150 °C .
3. All startup times are defined after a 2 peripheral bridge clock delay from writing to the corresponding enable bit in the LVDS control registers (LCR) of the LFAST and module. The value of the LCR bits for the LFAST/HSD modules don't take effect until the corresponding SIUL2 MSCR ODC bits are set to LFAST LVDS mode. Startup times for MSC/DSPI LVDS are defined after 2 peripheral bridge clock delay after selecting MSC/DSPI LVDS in the corresponding SIUL2 MSCR ODC field.
4. Startup times are valid for the maximum external loads CL defined in both the LFAST/HSD and MSC/DSPI transmitter electrical characteristic tables.
5. Bias startup time is defined as the time taken by the current reference block to reach the settling bias current after being enabled.
6. Total transmitter startup time from power down to normal mode is $t_{STRT_BIAS} + t_{PD2NM_TX} + 2$ peripheral bridge clock periods.
7. Total transmitter startup time from sleep mode to normal mode is $t_{SM2NM_TX} + 2$ peripheral bridge clock periods. Bias block remains enabled in sleep mode.
8. Total receiver startup time from power down to normal mode is $t_{STRT_BIAS} + t_{PD2NM_RX} + 2$ peripheral bridge clock periods.
9. Total receiver startup time from power down to sleep mode is $t_{PD2SM_RX} + 2$ peripheral bridge clock periods. Bias block remains enabled in sleep mode.
10. Absolute min = $0.15\text{ V} - (285\text{ mV}/2) = 0\text{ V}$
11. Absolute max = $1.6\text{ V} + (285\text{ mV}/2) = 1.743\text{ V}$

12. The LXRXP[0] bit in the LFAST LVDS Control Register (LCR) must be set to one to ensure proper LFAST receive timing.

13. Total internal capacitance including receiver and termination, co-bonded GPIO pads, and package contributions.

Table 29. LFAST transmitter electrical characteristics⁽¹⁾⁽²⁾

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
f _{DATA}	SR	D	Data rate	—	—	—	320	Mbps
V _{OS}	CC	P	Common mode voltage	—	1.08	—	1.32	V
V _{OD}	CC	P	Differential output voltage swing (terminated) ⁽³⁾⁽⁴⁾	—	110	171	285	mV
t _{TR}	CC	T	Rise/Fall time (absolute value of the differential output voltage swing) ⁽³⁾⁽⁴⁾	—	0.26	—	1.5	ns
C _L	SR	D	External lumped differential load capacitance ⁽³⁾	V _{DD_HV_IO} = 4.5 V	—	—	9.0	pF
				V _{DD_HV_IO} = 3.0 V	—	—	8.5	
I _{LVDS_TX}	CC	T	Transmitter DC current consumption	Enabled	—	—	3.2	mA


1. The LFAST pad electrical characteristics are based on worst case internal capacitance values shown in [Figure 17](#).
2. All LFAST LVDS pad electrical characteristics are valid from –40 °C to 150 °C.
3. Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in [Figure 17](#).
4. Valid for maximum external load C_L.

Table 30. MSC/DSPI LVDS transmitter electrical characteristics⁽¹⁾⁽²⁾

Symbol		C	Parameter	Conditions	Value			Unit
					Min	Typ	Max	
Data Rate								
f _{DATA}	SR	D	Data rate	—	—	—	80	Mbps
V _{OS}	CC	P	Common mode voltage	—	1.08	—	1.32	V
V _{OD}	CC	P	Differential output voltage swing (terminated) ⁽³⁾⁽⁴⁾	—	150	214	400	mV
t _{TR}	CC	T	Rise/Fall time (absolute value of the differential output voltage swing) ^{(3),(4)}	—	0.8	—	4.0	ns
C _L	SR	D	External lumped differential load capacitance ⁽³⁾	V _{DD_HV_IO} = 4.5 V	—	—	41	pF
				V _{DD_HV_IO} = 3.0 V	—	—	39	
I _{LVDS_TX}	CC	T	Transmitter DC current consumption	Enabled	—	—	4.0	mA

1. The MSC and DSPI LVDS pad electrical characteristics are based on the application circuit and typical worst case internal capacitance values given in [Figure 17](#).
2. All MSC and DSPI LVDS pad electrical characteristics are valid from –40 °C to 150 °C.
3. Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in [Figure 17](#).
4. Valid for maximum external load C_L.

Figure 17. LVDS pad external load diagram




3.15 Power management: PMC, POR/LVD, sequencing

The power management module monitors the different power supplies. It also generates the internal supplies that are required for correct device functionality. The power management is supplied by the $V_{DD_HV_PMC}$ supply, with voltage monitors ensuring safe state operation.

3.15.1 Power management integration

Refer to the integration scheme provided below to ensure correct functionality of the device.

Figure 18. Voltage regulator capacitance connection



The internal voltage regulator requires external capacitance (C_{REGn}) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

A decoupling capacitor must be placed between each V_{DD_LV} supply pin and V_{SS} ground plane to ensure stable voltage. The capacitor should be placed as near as possible to the V_{DD_LV} supply pin.

3.15.2 Main voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply V_{DD_LV} from the high voltage ballast supply $V_{DD_BV_PMC}$. The regulator itself is supplied by $V_{DD_HV_PMC}$.

Note: Both HV supplies, $V_{DD_HV_PMC}$ and $V_{DD_BV_PMC}$, are shorted with $V_{DD_HV_IO}$ supply at package level.

The following supplies are involved:

- HV—High voltage external power supply for voltage regulator module. It is shorted with $V_{DD_HV_IO}$.
- BV—High voltage external power supply for internal ballast module. It is shorted with $V_{DD_HV_IO}$.
- LV—Low voltage internal power supply for core, PLL and flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is split into three further domains to ensure noise isolation between critical LV modules within the device:
 - LV_COR—Low voltage supply for the core. It is also used to provide supply for PLL through double bonding.
 - LV_FLA—Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
 - LV_PLL—Low voltage supply for PLL. It is shorted to LV_COR through double bonding.

Table 31. Voltage regulator electrical characteristics

Symbol		Parameter	Conditions ⁽¹⁾	Value ⁽²⁾			Unit
				Min	Typ	Max	
C_{REG}	SR	Internal voltage regulator stability external capacitance	—	1.1	2.2 ⁽³⁾	2.97	μF
R_{REG}	SR	Stability capacitor equivalent serial resistance	Total resistance including board track	1	—	50	$m\Omega$
$C_{DECREGn}$	SR	Internal voltage regulator decoupling external capacitance	—	50	100	135	nF
$R_{DECREGn}$	SR	Stability capacitor equivalent serial resistance	—	1	—	50	$m\Omega$
C_{DECBV}	SR	Decoupling capacitance ⁽⁴⁾ ballast	$V_{DD_HV_IO_MAIN}/V_{SS}$ pair	—	4 ⁽³⁾	—	μF
C_{DECHV}	SR	Decoupling capacitance regulator supply	$V_{DD_HV_IO_MAIN}/V_{SS}$ pair	10	100	—	nF
C_{DECFLA}	SR	Decoupling capacitance for flash supply	$V_{DD_HV_FLA}/V_{SS}$ pair	65	100	—	nF
	D						
V_{MREG}	CC	Main regulator output voltage	Before trimming	1.19	1.26	1.33 ⁽⁵⁾	V
	CC		After trimming	1.16	1.28	1.32 ⁽⁶⁾	
I_{DD_MREG}	SR	Main regulator current provided to V_{DD_LV} domain	—	—	—	125	mA
ΔI_{DD_MREG}	SR	Main regulator current variation	20 μs observation window	–60	—	60	mA
$I_{MREGINT}$ ⁽⁷⁾	D	Main regulator current consumption	—	—	1.5	3.0	mA

1. $V_{DD} = 5.0 V \pm 10\%$, $T_A = -40 / 125^\circ C$, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Recommended X7R or X5R ceramic –50% / +35% variation across process, temperature, voltage and after aging.

4. This capacitance value is driven by the constraints of the external voltage regulator supplying the V_{DD_BV} voltage. A typical value is in the range of 470 nF.


5. At power-up condition before trimming at $27^\circ C$, no load.

6. Across the whole process, voltage and temperature range with full load.
7. By simulation.

3.15.3 Device voltage monitoring

Voltage monitoring thresholds are shown in the following figure.

Figure 19. Voltage monitor threshold definition



The LVDs for the device and their levels are given in the following table.

Table 32. Voltage monitor electrical characteristics⁽¹⁾

Symbol	C	Parameter	Conditions	Value ⁽²⁾			Unit
				Min	Typ	Max	
V _{LVD270_C}	CC	P HV supply low voltage monitoring	Pre-trimming	2610	2760	2910	mV
			Trimmed ⁽³⁾	2710	2760	2800	mV
V _{LVD290_C/IJ/F/IF}	CC	P HV supply low voltage monitoring	Pre-trimming	2660	2820	2980	mV
			Trimmed ⁽³⁾	2890	2940	2990	mV
V _{LVD400_A/IM}	CC	P HV supply low voltage monitoring	Untrimmed ⁽³⁾	3990	4230	4470	mV
			Trimmed ⁽³⁾	4150	4230	4310	mV
V _{LVD108}	CC	P Core LV internal supply low voltage monitoring	—	1080	—	1170	mV

Table 32. Voltage monitor electrical characteristics⁽¹⁾ (continued)

Symbol	C	Parameter	Conditions	Value ⁽²⁾			Unit
				Min	Typ	Max	
$t_{VDASSERT}$	CC	D	Voltage detector threshold crossing assertion	0.1	—	2	μs
$t_{VDRELEASE}$	CC	D	Voltage detector threshold crossing de-assertion	5	—	20	μs

1. For V_{DD_LV} levels, a maximum of 30 mV IR drop is incurred from the pin to all sinks on the die. For other LVD, the IR drop is estimated by the multiplying the supply current by 0.5 Ω .
2. The threshold for all PORs and LVDs are defined when the output transits to 1, i.e., when the sense goes above the reference.
3. Across process, temperature and voltage range.

3.15.4 Power up/down sequencing

The following table shows the constraints and relationships for the different power supplies.

Table 33. Device supply relation during power-up/power-down sequence

		Supply 2 ⁽¹⁾				
		V_{DD_LV}	$V_{DD_HV_IO}$	$V_{DD_HV_ADV}$	$V_{DD_HV_ADR}$	ALTREF ⁽²⁾
Supply 1 ⁽¹⁾	V_{DD_LV}					
	$V_{DD_HV_IO}$					
	$V_{DD_HV_ADV}$					
	$V_{DD_HV_ADR}$			5 mA		
	ALTREF		10 mA ⁽³⁾	10 mA ⁽³⁾		

1. Grey cells: Supply 1 (row) can exceed Supply 2 (column), granted that external circuitry ensures current flowing from supply1 is less than absolute maximum rating current value provided.
2. ALTREF are the alternate references for the ADC that can be used in place of the default reference ($V_{DD_HV_ADR_*}$). It is the SARB.ALTREF.
3. ADC performance is not guaranteed with ALTREFn above $V_{DD_HV_IO}/V_{DD_HV_ADV}$.

During power-up, all functional terminals are maintained into a known state as described in the following table.

Table 34. Functional terminals state during power-up and reset

TERMINAL ⁽¹⁾	POWER-UP ⁽²⁾ pad state	RESET pad state	Default pad state ⁽³⁾	Comments
PORST	Strong pull-down ⁽⁴⁾	Weak pull-down	Weak pull-down	Power-on reset pad
ESR0 ⁽⁵⁾	Strong pull-down	Strong pull-down	Weak pull-up	Functional reset pad

Table 34. Functional terminals state during power-up and reset (continued)

TERMINAL ⁽¹⁾	POWER-UP ⁽²⁾ pad state	RESET pad state	Default pad state ⁽³⁾	Comments
ESR1	High impedance	Weak pull-down	Weak pull-down	—
TEST_MODE	Weak pull-down	Weak pull-down ⁽⁶⁾	Weak pull-down ⁽⁶⁾	—
GPIO	Weak pull-up ⁽⁴⁾	Weak pull-up	Weak pull-up	—
ANALOG	High impedance	High impedance	High impedance	—
ERROR	High impedance	High impedance	High impedance	—
TRST	High impedance	Weak pull-down	Weak pull-down	—
TCK	High impedance	Weak pull-down	Weak pull-down	—
TMS	High impedance	Weak pull-up	Weak pull-up	—
TDI	High impedance	Weak pull-up	Weak pull-up	—
TDO	High impedance	High impedance	High impedance	—

1. Refer to pinout information for terminal type.
2. POWER-UP state is guaranteed from $V_{DD_HV_IO} > 1.1$ V and maintained until supply crosses the power-on reset threshold: V_{PORUP_LV} for LV supply, V_{PORUP_HV} for high voltage supply.
3. Before software configuration.
4. Pull-down and pull-up strength are provided as part of [Section 3.8.2, I/O output DC characteristics](#).
5. As opposed to ESR0, ESR1 is provided via normal GPIO and implements weak pull-up during power-up.
6. TESTMODE pull-down is implemented to prevent device to enter TESTMODE. It is recommended to connect TESTMODE pin to $V_{SS_HV_IO}$ on the board.

3.16 Flash memory electrical characteristics

The flash array access time for reads is affected by the number of wait-states added to the minimum time, which is one cycle.

Wait states are set in the RWSC field of the Platform Flash Configuration Register 1 (PFCR1) to a value corresponding to the operating frequency of the flash memory controller and the actual read access time of the flash memory controller. Higher operating frequencies require non-zero settings for this field for proper flash operation.

Shown below are the maximum operating frequencies (f_{sys}) for legal RWSC settings based on specified access times at 150 °C:

Table 35. RWSC settings

Flash operating frequency range (MHz)	RWSC
00 MHz < f_{sys} < 20 MHz	0
20 MHz < f_{sys} < 40 MHz	1
40 MHz < f_{sys} < 60 MHz	2
60 MHz < f_{sys} < 80 MHz	3

[Table 36](#) shows the estimated Program/Erase characteristics.

Table 36. Flash memory program and erase specifications (pending silicon characterization) ⁽¹⁾

Symbol	Characteristics ⁽²⁾	Value									Unit
		Typ ⁽³⁾	C	Initial max			Typical end of life ⁽⁴⁾	Lifetime max ⁽⁵⁾		C	
				25 °C ⁽⁶⁾	All temp ⁽⁷⁾	C		< 1 K cycles	≤ 100 K cycles		
t _{dwprogram}	Double Word (64 bits) program time [Packaged part]	38	C	150	—	—	94	500		C	μs
t _{pprogram}	Page (256 bits) program time	78	C	300	—	—	214	1000		C	μs
t _{pprogrameep}	Page (256 bits) program time EEPROM (partition 2) [Packaged part]	90	C	330	—	—	250	1000		C	μs
t _{qprogram}	Quad Page (1024 bits) program time	274	C	1000	1500	—	802	2000		C	μs
t _{qprogrameep}	Quad Page (1024 bits) program time EEPROM (partition 2) [Packaged part]	315	C	1100	1650	P	925	2000		C	μs
t _{256kpperase}	256 KB block pre-program and erase time	1800	C	2400	3400	P	1980	15000	—	C	ms
t _{256kprogram}	256 KB block program time	584	C	760	1140	P	650	17000	—	C	ms
t _{16kprogrameep}	Program 16 KB EEPROM (partition 1)	37	C	48	72	P	69	1000		C	ms
t _{16keraseeep}	Erase 16 KB EEPROM (partition 1)	350	C	1200	1200	P	600	5000		C	ms
t _{tr}	Program rate ⁽⁸⁾	2.34	C	3.04	4.56	C	2.60	—		C	s/MB
t _{pr}	Erase rate ⁽⁸⁾	7.2	C	14.4	28.8	C	7.92	—		C	s/MB
t _{ffprogram}	Full flash programming time ⁽⁹⁾	4	C	16	24	P	5	26	—	C	s
t _{fferase}	Full flash erasing time ⁽⁹⁾	12	C	24	30	P	15	40	—	C	s
t _{ESRT}	Erase suspend request rate ⁽¹⁰⁾	5.5	T	—	—	—	—	—		T	ms
t _{PSRT}	Program suspend request rate ⁽¹⁰⁾	20	T	—	—	—	—	—		T	μs
t _{PSUS}	Program suspend latency ⁽¹¹⁾	—	—	—	—	—	—	15		T	μs
t _{ESUS}	Erase suspend latency ⁽¹¹⁾	—	—	—	—	—	—	30		T	μs
t _{AIC0S}	Array Integrity Check Partition 0 (1.5 MB, sequential) ⁽¹²⁾	20	T	—	—	—	—	—	—	—	ms
t _{AIC0P}	Array Integrity Check Partition 0 (1.5 MB, proprietary) ⁽¹²⁾	3.35	T	—	—	—	—	—	—	—	s
t _{MR0S}	Margin Read Partition 0 (1.5 MB, sequential)	100	T	—	—	—	—	—	—	—	ms
t _{MR0P}	Margin Read Partition 0 (1.5 MB, proprietary)	16.7	T	—	—	—	—	—	—	—	s

1. Characteristics are valid both for DATA Flash and CODE Flash, unless specified in the characteristics column.

2. Actual hardware programming times; this does not include software overhead.
3. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.
4. Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations. These values are characteristic, but not tested.
5. Lifetime maximum program & erase times apply across the voltages and temperatures and occur after the specified number of program/erase cycles. These maximum values are characterized but not tested or guaranteed.
6. Initial factory condition: < 100 program/erase cycles, 20 °C < T_J < 30 °C junction temperature, and nominal (± 2%) supply voltages. These values are verified at production testing.
7. Initial maximum "All temp" program and erase times provide guidance for time-out limits used in the factory and apply for less than or equal to 100 program or erase cycles, -40 °C < T_J < 150 °C junction temperature, and nominal (± 2%) supply voltages. These values are verified at production testing.
8. Rate computed based on 256K sectors.
9. Only code sectors, not including EEPROM.
10. Time between erase suspend resume and next erase suspend.
11. Timings guaranteed by design.
12. AIC is done using system clock, thus all timing is dependant on system frequency and number of wait states. Timing in the table is calculated at 160 MHz.

Table 37. Flash memory module extended life specification⁽¹⁾

Symbol	C	Parameter	Conditions	Value			Unit
				Min	Typ	Max	
P/E ₁₆	CC	C	Number of program/erase cycles per block for 16 KB EEPROM emulation ⁽²⁾	100,000	—	—	P/E cycles
P/E ₂₅₆	CC	C	Number of program/erase cycles per block for 256 KB blocks ⁽²⁾	1000	100,000	—	P/E cycles
Data retention	CC	C	Minimum data retention	20	—	—	years
			Blocks with 0 – 10000 P/E cycles	10	—	—	
			Blocks with 10001–250000 P/E cycles. Data Retention limited to 2, in total, 16 KB sectors within module 1				

1. All stated module life data are preliminary targets, and subject to change pending silicon characterization.
2. Program and Erase supported for standard operating temperature range.

3.17 AC specifications

3.17.1 Debug and calibration interface timing

3.17.1.1 JTAG interface timing

Table 38. JTAG pin AC electrical characteristics ⁽¹⁾⁽²⁾

#	Symbol		C	Characteristic	Value		Unit
					Min	Max	
1	t_{JCYC}	CC	D	TCK cycle time	100	—	ns
2	t_{JDC}	CC	T	TCK clock pulse width	40	60	%
3	$t_{TCKRISE}$	CC	D	TCK rise and fall times (40%–70%)	—	3	ns
4	t_{TMSS}, t_{TDIS}	CC	D	TMS, TDI data setup time	5	—	ns
5	t_{TMSH}, t_{TDIH}	CC	D	TMS, TDI data hold time	5	—	ns
6	t_{TDOV}	CC	D	TCK low to TDO data valid	—	16 ⁽³⁾	ns
7	t_{TDOI}	CC	D	TCK low to TDO data invalid	0	—	ns
8	t_{TDOHZ}	CC	D	TCK low to TDO high impedance	—	15	ns
9	t_{JCOMPW}	CC	D	JCOMP assertion time	100	—	ns
10	t_{JCMPs}	CC	D	JCOMP setup time to TCK low	40	—	ns
11	t_{BSDV}	CC	D	TCK falling edge to output valid	—	600 ⁽⁴⁾	ns
12	t_{BSDVZ}	CC	D	TCK falling edge to output valid out of high impedance	—	600	ns
13	t_{BSDHZ}	CC	D	TCK falling edge to output high impedance	—	600	ns
14	t_{BSDST}	CC	D	Boundary scan input valid to TCK rising edge	15	—	ns
15	t_{BSDHT}	CC	D	TCK rising edge to boundary scan input invalid	15	—	ns

1. These specifications apply to JTAG boundary scan only. See [Table 39](#) for functional specifications.
2. JTAG timing specified at $V_{DD_HV_IO_JTAG} = 4.0\text{ V to }5.5\text{ V}$, and maximum loading per pad type as specified in the I/O section of the datasheet.
3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.

Figure 20. JTAG test clock input timing




Figure 21. JTAG test access port timing




Figure 22. JTAG JCOMP timing





Figure 23. JTAG boundary scan timing



3.17.1.2 Nexus interface timing

Table 39. Nexus debug port timing⁽¹⁾

#	Symbol		C	Characteristic	Value		Unit
					Min	Max	
7	t _{EVTIPW}	CC	D	$\overline{\text{EVTI}}$ pulse width	4	—	t _{CYC} ⁽²⁾
8	t _{EVTOPW}	CC	D	$\overline{\text{EVT0}}$ pulse width	40	—	ns
9	t _{TCYC}	CC	D	TCK cycle time	2 ^{(3),(4)}	—	t _{CYC} ⁽²⁾
9	t _{TCYC}	CC	D	Absolute minimum TCK cycle time ⁽⁵⁾ (TDO/TDOC sampled on posedge of TCK)	40 ⁽⁶⁾	—	ns
				Absolute minimum TCK cycle time ⁽⁷⁾ (TDO/TDOC sampled on negedge of TCK)	20 ⁽⁶⁾	—	
11 ⁽⁸⁾	t _{NTDIS}	CC	D	TDI/TDIC data setup time	5	—	ns

Table 39. Nexus debug port timing⁽¹⁾ (continued)

#	Symbol	C	Characteristic	Value		Unit
				Min	Max	
12	t_{NTDIH}	CC	D	TDI/TDIC data hold time		ns
13 ⁽⁹⁾	t_{NTMSS}	CC	D	TMS/TMSC data setup time		ns
14	t_{NTMSH}	CC	D	TMS/TMSC data hold time		ns
15 ⁽¹⁰⁾	—	CC	D	TDO/TDOC propagation delay from falling edge of TCK ⁽¹¹⁾		ns
16	—	CC	D	TDO/TDOC hold time with respect to TCK falling edge (minimum TDO/TDOC propagation delay)		ns

1. Nexus timing specified at $V_{DD_HV_IO_JTAG} = 4.0\text{ V to }5.5\text{ V}$, and maximum loading per pad type as specified in the I/O section of the datasheet.
2. t_{CYC} is system clock period.
3. Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual peripheral frequency being used. To ensure proper operation TCK frequency should be set to the peripheral frequency divided by a number greater than or equal to that specified here.
4. This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the Absolute minimum TCK period specification.
5. This value is TDO/TDOC propagation time 36 ns + 4 ns setup time to sampling edge.
6. This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used.
7. This value is TDO/TDOC propagation time 16 ns + 4 ns setup time to sampling edge.
8. TDIC represents the TDI bit frame of the scan packet in compact JTAG 2-wire mode.
9. TMSC represents the TMS bit frame of the scan packet in compact JTAG 2-wire mode.
10. TDOC represents the TDO bit frame of the scan packet in compact JTAG 2-wire mode.
11. Timing includes TCK pad delay, clock tree delay, logic delay and TDO/TDOC output pad delay.

Figure 24. Nexus event trigger and test clock timings





Figure 25. Nexus TDI/TDIC, TMS/TMSC, TDO/TDOC timing



3.17.2 DSPI timing with CMOS and LVDS^(a) pads

DSPI channel frequency support is shown in [Table 40](#). Timing specifications are shown in [Table 41](#), [Table 42](#) and [Table 43](#).

Table 40. DSPI channel frequency support

DSPI use mode		Max usable frequency (MHz) ^{(1),(2)}
CMOS (Master mode)	Full duplex – Classic timing (Table 41)	17
	Full duplex – Modified timing (Table 42)	30
	Output only mode (SCK/SOUT/PCS) (Table 41 and Table 42)	30
	Output only mode TSB mode (SCK/SOUT/PCS) (Table 44)	30
LVDS (Master mode)	Output only mode TSB mode (SCK/SOUT/PCS) (Table 43)	40

1. Maximum usable frequency can be achieved if used with fastest configuration of the highest drive pads.

a. DSPI in TSB mode with LVDS pads can be used to implement Micro Second Channel bus protocol.

2. Maximum usable frequency does not take into account external device propagation delay.

3.17.2.1 DSPI master mode full duplex timing with CMOS and LVDS pads

3.17.2.1.1 DSPI CMOS Master Mode – Classic Timing

Table 41. DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or 1⁽¹⁾

#	Symbol		C	Characteristic	Condition		Value ⁽²⁾		Unit
					Pad drive ⁽³⁾	Load (C _L)	Min	Max	
1	t _{SCK}	CC	D	SCK cycle time	SCK drive strength				
					Very strong	25 pF	33.0	—	ns
					Strong	50 pF	80.0	—	
					Medium	50 pF	200.0	—	
2	t _{CSC}	CC	D	PCS to SCK delay	SCK and PCS drive strength				
					Very strong	25 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$	—	ns
					Strong	50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 16$	—	
					Medium	50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 26$	—	
					PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	$(N^{(4)} \times t_{SYS}^{(5)}) - 38$	—	
3	t _{ASC}	CC	D	After SCK delay	SCK and PCS drive strength				
					Very strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	—	ns
					Strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	—	
					Medium	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	—	
					PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	$(M^{(6)} \times t_{SYS}^{(5)}) - 35$	—	
4	t _{SDC}	CC	D	SCK duty cycle ⁽⁷⁾	SCK drive strength				
					Very strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	ns
					Strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	
					Medium	0 pF	$\frac{1}{2}t_{SCK} - 5$	$\frac{1}{2}t_{SCK} + 5$	
PCS strobe timing									
5	t _{PCSC}	CC	D	PCSx to $\overline{\text{PCSS}}$ time ⁽⁸⁾	PCS and PCSS drive strength				
					Strong	25 pF	12.0	—	ns
6	t _{PASC}	CC	D	$\overline{\text{PCSS}}$ to PCSx time ⁽⁸⁾	PCS and PCSS drive strength				
					Strong	25 pF	12.0	—	ns

Table 41. DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or 1⁽¹⁾ (continued)

#	Symbol	C	Characteristic	Condition		Value ⁽²⁾		Unit	
				Pad drive ⁽³⁾	Load (C _L)	Min	Max		
SIN setup time									
7	t _{SUI}	CC	D	SIN setup time to SCK ⁽⁹⁾	SCK drive strength				
					Very strong	25 pF	25.0	—	ns
					Strong	50 pF	31.0	—	
					Medium	50 pF	52.0	—	
SIN hold time									
8	t _{HI}	CC	D	SIN hold time from SCK ⁽⁹⁾	SCK drive strength				
					Very strong	0 pF	−1.0	—	ns
					Strong	0 pF	−1.0	—	
					Medium	0 pF	−1.0	—	
SOUT data valid time (after SCK edge)									
9	t _{SUO}	CC	D	SOUT data valid time from SCK ⁽¹⁰⁾	SOUT and SCK drive strength				
					Very strong	25 pF	—	7.0	ns
					Strong	50 pF	—	9.0	
					Medium	50 pF	—	25.0	
SOUT data hold time (after SCK edge)									
10	t _{HO}	CC	D	SOUT data hold time after SCK ⁽¹⁰⁾	SOUT and SCK drive strength				
					Very strong	25 pF	−7.7	—	ns
					Strong	50 pF	−11.0	—	
					Medium	50 pF	−15.0	—	

1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
2. All timing values for output signals in this table are measured to 50% of the output voltage.
3. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
4. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
5. t_{sys} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 80 MHz (min t_{sys} = 10 ns).
6. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
7. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
8. PCSx and PCSS using same pad configuration.
9. Input timing assumes an input slew rate of 1 ns (10% – 90%) and uses TTL / Automotive voltage thresholds.
10. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

Figure 26. DSPI CMOS master mode – classic timing, CPHA = 0




Figure 27. DSPI CMOS master mode – classic timing, CPHA = 1





Figure 28. DSPI PCS strobe ($\overline{\text{PCSS}}$) timing (master mode)

3.17.2.1.2 DSPI CMOS Master Mode – Modified Timing

Table 42. DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1⁽¹⁾

#	Symbol	C	Characteristic	Condition		Value ⁽²⁾		Unit	
				Pad drive ⁽³⁾	Load (C _L)	Min	Max		
1	t _{SCK}	CC	D	SCK cycle time	SCK drive strength				
					Very strong	25 pF	33.0	—	ns
					Strong	50 pF	80.0	—	
					Medium	50 pF	200.0	—	
2	t _{CSC}	CC	D	PCS to SCK delay	SCK and PCS drive strength				
					Very strong	25 pF	(N ⁽⁴⁾ × t _{SYS} ⁽⁵⁾) – 16	—	ns
					Strong	50 pF	(N ⁽⁴⁾ × t _{SYS} ⁽⁵⁾) – 16	—	
					Medium	50 pF	(N ⁽⁴⁾ × t _{SYS} ⁽⁵⁾) – 26	—	
					PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	(N ⁽⁴⁾ × t _{SYS} ⁽⁵⁾) – 38	—	
3	t _{ASC}	CC	D	After SCK delay	SCK and PCS drive strength				
					Very strong	PCS = 0 pF SCK = 50 pF	(M ⁽⁶⁾ × t _{SYS} ⁽⁵⁾) – 35	—	ns
					Strong	PCS = 0 pF SCK = 50 pF	(M ⁽⁶⁾ × t _{SYS} ⁽⁵⁾) – 35	—	
					Medium	PCS = 0 pF SCK = 50 pF	(M ⁽⁶⁾ × t _{SYS} ⁽⁵⁾) – 35	—	
					PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	(M ⁽⁶⁾ × t _{SYS} ⁽⁵⁾) – 35	—	
4	t _{SDC}	CC	D	SCK duty cycle ⁽⁷⁾	SCK drive strength				
					Very strong	0 pF	¹ / ₂ t _{SCK} – 2	¹ / ₂ t _{SCK} + 2	ns
					Strong	0 pF	¹ / ₂ t _{SCK} – 2	¹ / ₂ t _{SCK} + 2	
					Medium	0 pF	¹ / ₂ t _{SCK} – 5	¹ / ₂ t _{SCK} + 5	
					PCS strobe timing				

Table 42. DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1⁽¹⁾ (continued)

#	Symbol		C	Characteristic	Condition		Value ⁽²⁾		Unit	
					Pad drive ⁽³⁾	Load (C _L)	Min	Max		
5	t _{PCSC}	CC	D	PCSto PCSS time ⁽⁸⁾	PCS and PCSS drive strength					
					Strong	25 pF	12.0	—		ns
6	t _{PASC}	CC	D	PCSS to PCSto time ⁽⁸⁾	PCS and PCSS drive strength					
					Strong	25 pF	12.0	—		ns
SIN setup time										
7	t _{SUI}	CC	D	SIN setup time to SCK CPHA = 0 ⁽⁹⁾	SCK drive strength					
					Very strong	25 pF	25 – (P ⁽¹⁰⁾ × t _{SYS} ⁽⁵⁾)	—		ns
					Strong	50 pF	31 – (P ⁽¹⁰⁾ × t _{SYS} ⁽⁵⁾)	—		
					Medium	50 pF	52 – (P ⁽¹⁰⁾ × t _{SYS} ⁽⁵⁾)	—		
				SIN setup time to SCK CPHA = 1 ⁽⁹⁾	SCK drive strength				ns	
					Very strong	25 pF	25.0	—		
					Strong	50 pF	31.0	—		
					Medium	50 pF	52.0	—		
SIN hold time										
8	t _{HI}	CC	D	SIN hold time from SCK CPHA = 0 ⁹	SCK drive strength				ns	
					Very strong	0 pF	1 + (P ⁽⁹⁾ × t _{SYS} ⁽⁴⁾)	—		
					Strong	0 pF	1 + (P ⁽⁹⁾ × t _{SYS} ⁽⁴⁾)	—		
					Medium	0 pF	1 + (P ⁽⁹⁾ × t _{SYS} ⁽⁴⁾)	—		
				SIN hold time from SCK CPHA = 1 ⁹	SCK drive strength				ns	
					Very strong	0 pF	–1.0	—		
					Strong	0 pF	–1.0	—		
					Medium	0 pF	–1.0	—		
SOUT data valid time (after SCK edge)										

Table 42. DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1⁽¹⁾ (continued)

#	Symbol		C	Characteristic	Condition		Value ⁽²⁾		Unit
					Pad drive ⁽³⁾	Load (C _L)	Min	Max	
9	t _{SUO}	CC	D	SOUT data valid time from SCK CPHA = 0 ⁽¹⁰⁾	SOUT and SCK drive strength				
					Very strong	25 pF	—	7.0 + t _{SYS} ⁽⁵⁾	ns
					Strong	50 pF	—	9.0 + t _{SYS} ⁽⁵⁾	
					Medium	50 pF	—	25.0 + t _{SYS} ⁽⁵⁾	
				SOUT data valid time from SCK CPHA = 1 ⁽¹⁰⁾	SOUT and SCK drive strength				
					Very strong	25 pF	—	7.0	ns
					Strong	50 pF	—	9.0	
					Medium	50 pF	—	25.0	
SOUT data hold time (after SCK edge)									
10	t _{HO}	CC	D	SOUT data hold time after SCK CPHA = 0 ⁽¹¹⁾	SOUT and SCK drive strength				
					Very strong	25 pF	−7.7 + t _{SYS} ⁽⁵⁾	—	ns
					Strong	50 pF	−11.0 + t _{SYS} ⁽⁵⁾	—	
					Medium	50 pF	−15.0 + t _{SYS} ⁽⁵⁾	—	
				SOUT data hold time after SCK CPHA = 1 ⁽¹¹⁾	SOUT and SCK drive strength				
					Very strong	25 pF	−7.7	—	ns
					Strong	50 pF	−11.0	—	
					Medium	50 pF	−15.0	—	

1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.
2. All timing values for output signals in this table are measured to 50% of the output voltage.
3. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
4. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
5. t_{SYS} is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 80 MHz (min t_{SYS} = 10 ns).
6. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge of DSPI_CLKn).
7. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
8. PCSx and PCSS using same pad configuration.
9. Input timing assumes an input slew rate of 1 ns (10% – 90%) and uses TTL / Automotive voltage thresholds.
10. P is the number of clock cycles added to delay the DSPI input sample point and is software programmable using DSPI_MCR[SMPL_PT]. The value must be 0, 1 or 2. If the baud rate divide ratio is /2 or /3, this value is automatically set to 1.
11. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

Figure 29. DSPI CMOS master mode – modified timing, CPHA = 0




Figure 30. DSPI CMOS master mode – modified timing, CPHA = 1





Figure 31. DSPI PCS strobe ($\overline{\text{PCSS}}$) timing (master mode)

3.17.2.1.3 DSPI Master Mode – Output Only

Table 43. DSPI LVDS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock⁽¹⁾⁽²⁾

#	Symbol		C	Characteristic	Condition		Value		Unit
					Pad drive	Load	Min	Max	
1	t _{SCK}	CC	D	SCK cycle time	LVDS	15 pF to 50 pF differential	25.0	—	ns
2	t _{CSV}	CC	D	PCS valid after SCK ⁽³⁾ (SCK with 50 pF differential load cap.)	Very strong	25 pF	—	6.0	ns
					Strong	50 pF	—	10.5	ns
3	t _{CSH}	CC	D	PCS hold after SCK ⁽³⁾ (SCK with 50 pF differential load cap.)	Very strong	0 pF	−4.0	—	ns
					Strong	0 pF	−4.0	—	ns
4	t _{SDC}	CC	D	SCK duty cycle (SCK with 50 pF differential load cap.)	LVDS	15 pF to 50 pF differential	¹ / ₂ t _{SCK} − 2	¹ / ₂ t _{SCK} + 2	ns
SOUT data valid time (after SCK edge)									
5	t _{SUO}	CC	D	SOUT data valid time from SCK ⁽⁴⁾	SOUT and SCK drive strength				
					LVDS	15 pF to 50 pF differential	—	8.0	ns
SOUT data hold time (after SCK edge)									
6	t _{HO}	CC	D	SOUT data hold time after SCK ⁽⁴⁾	SOUT and SCK drive strength				
					LVDS	15 pF to 50 pF differential	0.0	—	ns

1. All DSPI timing specifications apply to pins when using LVDS pads for SCK and SOUT and CMOS pad for PCS with pad driver strength as defined. Timing may degrade for weaker output drivers.
2. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.
3. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This timing value is due to pad delays and signal propagation delays.
4. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

Table 44. DSPI CMOS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock⁽¹⁾⁽²⁾


#	Symbol		C	Characteristic	Condition		Value ⁽³⁾		Unit
					Pad drive ⁽⁴⁾	Load (C _L)	Min	Max	
1	t _{SCK}	CC	D	SCK cycle time	SCK drive strength				
					Very strong	25 pF	33.0	—	ns
					Strong	50 pF	80.0	—	ns
					Medium	50 pF	200.0	—	ns
2	t _{CSV}	CC	D	PCS valid after SCK ⁽⁵⁾	SCK and PCS drive strength				
					Very strong	25 pF	16	—	ns
					Strong	50 pF	16	—	ns
					Medium	50 pF	26	—	ns
					PCS medium and SCK strong	PCS = 50 pF SCK = 50 pF	38	—	ns
3	t _{CSH}	CC	D	PCS hold after SCK ⁽⁵⁾	SCK and PCS drive strength				
					Very strong	PCS = 0 pF SCK = 50 pF	–14	—	ns
					Strong	PCS = 0 pF SCK = 50 pF	–14	—	ns
					Medium	PCS = 0 pF SCK = 50 pF	–33	—	ns
					PCS medium and SCK strong	PCS = 0 pF SCK = 50 pF	–35	—	ns
4	t _{SDC}	CC	D	SCK duty cycle ⁽⁶⁾	SCK drive strength				
					Very strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	ns
					Strong	0 pF	$\frac{1}{2}t_{SCK} - 2$	$\frac{1}{2}t_{SCK} + 2$	ns
					Medium	0 pF	$\frac{1}{2}t_{SCK} - 5$	$\frac{1}{2}t_{SCK} + 5$	ns
SOUT data valid time (after SCK edge)									
9	t _{SUO}	CC	D	SOUT data valid time from SCK CPHA = 1 ⁽⁷⁾	SOUT and SCK drive strength				
					Very strong	25 pF	—	7.0	ns
					Strong	50 pF	—	9.0	ns
					Medium	50 pF	—	25.0	ns
SOUT data hold time (after SCK edge)									
10	t _{HO}	CC	D	SOUT data hold time after SCK CPHA = 1 ⁽⁷⁾	SOUT and SCK drive strength				
					Very strong	25 pF	–7.7	—	ns
					Strong	50 pF	–11.0	—	ns
					Medium	50 pF	–15.0	—	ns

1. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.

2. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

3. All timing values for output signals in this table are measured to 50% of the output voltage.
4. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.
5. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPi_CLKn. This timing value is due to pad delays and signal propagation delays.
6. t_{SDC} is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.
7. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

Figure 32. DSPI LVDS and CMOS master timing – output only – modified transfer format MTFE = 1, CHPA = 1



3.17.2.2 Slave Mode timing

Table 45. DSPI CMOS Slave timing - Modified Transfer Format (MTFE = 0/1)⁽¹⁾

#	Symbol		C	Characteristic	Condition		Min	Max	Unit
					Pad Drive	Load			
1	t _{SCK}	CC	D	SCK Cycle Time ⁽²⁾	—	—	62	—	ns
2	t _{CSC}	SR	D	$\overline{SS}$ to SCK Delay ⁽²⁾	—	—	16	—	ns
3	t _{ASC}	SR	D	SCK to $\overline{SS}$ Delay ⁽²⁾	—	—	16	—	ns
4	t _{SDC}	CC	D	SCK Duty Cycle ⁽²⁾	—	—	30	—	ns
5	t _A	CC	D	Slave Access Time ^{(2),(3),(4)} ($\overline{SS}$ active to SOUT driven)	Very Strong	25 pF	—	50	ns
					Strong	50 pF	—	50	ns
					Medium	50 pF	—	60	ns
6	t _{DIS}	CC	D	Slave SOUT Disable Time ^{(2),(3),(4)} ($\overline{SS}$ inactive to SOUT High-Z or invalid)	Very Strong	25 pF	5	22	ns
					Strong	50 pF	5	28	ns
					Medium	50 pF	5	54	ns
9	t _{SUI}	CC	D	Data Setup Time for Inputs ⁽²⁾	—	—	10	—	ns
10	t _{HI}	CC	D	Data Hold Time for Inputs ⁽²⁾	—	—	10	—	ns

Table 45. DSPI CMOS Slave timing - Modified Transfer Format (MTFE = 0/1)⁽¹⁾ (continued)

#	Symbol		C	Characteristic	Condition		Min	Max	Unit
					Pad Drive	Load			
11	t _{SUO}	CC	D	SOUT Valid Time ^{(2),(3),(4)} (after SCK edge)	Very Strong	25 pF	—	30	ns
					Strong	50 pF	—	30	ns
					Medium	50 pF	—	55	ns
12	t _{HO}	CC	D	SOUT Hold Time ^{(2),(3),(4)} (after SCK edge)	Very Strong	25 pF	2.5	—	ns
					Strong	50 pF	2.5	—	ns
					Medium	50 pF	2.5	—	ns

1. DSPI slave operation is only supported for a single master and single slave on the device. Timing is valid for that case only.
2. Input timing assumes an input slew rate of 1 ns (10% - 90%) and uses TTL / Automotive voltage thresholds.
3. All timing values for output signals in this table, are measured to 50% of the output voltage.
4. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.



Figure 33. DSPI Slave Mode - Modified transfer format timing (MFTE = 0/1) — CPHA = 0

Figure 34. DSPI Slave Mode - Modified transfer format timing (MFTE = 0/1) — CPHA = 1



3.17.3 FEC timing

3.17.3.1 RMII serial management channel timing (MDIO and MDC)


The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Table 46. RMII serial management channel timing⁽¹⁾

Symbol	C	Characteristic	Value		Unit
			Min	Max	
M10	CC	D MDC falling edge to MDIO output invalid (minimum propagation delay)	0	—	ns
M11	CC	D MDC falling edge to MDIO output valid (maximum propagation delay)	—	25	ns
M12	CC	D MDIO (input) to MDC rising edge setup	10	—	ns
M13	CC	D MDIO (input) to MDC rising edge hold	0	—	ns
M14	CC	D MDC pulse width high	40%	60%	MDC period
M15	CC	D MDC pulse width low	40%	60%	MDC period

1. All timing specifications are referenced from MDC = 1.4 V (TTL levels) to the valid input and output levels, 0.8 V and 2.0 V (TTL levels). For 5 V operation, timing is referenced from MDC = 50% to 2.2 V/3.5 V input and output levels.

Figure 35. RMII serial management channel timing diagram



3.17.3.2 RMII receive signal timing (RXD[1:0], CRS_DV)


The receiver functions correctly up to a REF_CLK maximum frequency of 50 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency, which is half that of the REF_CLK frequency.

Table 47. RMII receive signal timing⁽¹⁾

Symbol		C	Characteristic	Value		Unit
				Min	Max	
R1	CC	D	RXD[1:0], CRS_DV to REF_CLK setup	4	—	ns
R2	CC	D	REF_CLK to RXD[1:0], CRS_DV hold	2	—	ns
R3	CC	D	REF_CLK pulse width high	35%	65%	REF_CLK period
R4	CC	D	REF_CLK pulse width low	35%	65%	REF_CLK period

1. All timing specifications are referenced from REF_CLK = 1.4 V to the valid input levels, 0.8 V and 2.0 V.

Figure 36. RMII receive signal timing diagram



3.17.3.3 RMII transmit signal timing (TXD[1:0], TX_EN)

The transmitter functions correctly up to a REF_CLK maximum frequency of 50 MHz + 1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the TX_CLK frequency, which is half that of the REF_CLK frequency.


The transmit outputs (TXD[1:0], TX_EN) can be programmed to transition from either the rising or falling edge of REF_CLK, and the timing is the same in either case. This options allows the use of non-compliant RMII PHYs.

Table 48. RMII transmit signal timing⁽¹⁾

Symbol	C	D	Characteristic	Value		Unit
				Min	Max	
R5	CC	D	REF_CLK to TXD[1:0], TX_EN invalid	2	—	ns
R6	CC	D	REF_CLK to TXD[1:0], TX_EN valid	—	16	ns
R7	CC	D	REF_CLK pulse width high	35%	65%	REF_CLK period
R8	CC	D	REF_CLK pulse width low	35%	65%	REF_CLK period

1. RMII timing is valid only up to a maximum of 150 °C junction temperature.

Figure 37. RMII transmit signal timing diagram



3.17.4 UART timing

UART channel frequency support is shown in the following table.

Table 49. UART frequency support

LINFlexD clock frequency LIN_CLK (MHz)	Oversampling rate	Voting scheme	Max usable frequency (Mbaud)
80	16	3:1 majority voting	5
	8		10
	6	Limited voting on one sample with configurable sampling point	13.33
	5		16
	4		20
100	16	3:1 majority voting	6.25
	8		12.5
	6	Limited voting on one sample with configurable sampling point	16.67
	5		20
	4		25

3.17.5 GPIO delay timing

The GPIO delay timing specification is provided in the following table.

Table 50. GPIO delay timing

Symbol		C	Parameter	Value		Unit
				Min	Max	
IO_delay	CC	D	Delay from MSCR bit update to pad function enable	5	25	ns

4 Package characteristics

4.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.2 eTQFP80 case drawing

Figure 38. eTQFP80 – STMicroelectronics package mechanical drawing




Table 51. eTQFP80 – STMicroelectronics package mechanical data

Symbol	Dimensions					
	Millimeters			Inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
q	0°	3.5°	7°	0°	3.5°	7°
q1	0°	—	—	0°	—	—
q2	10°	12°	14°	10°	12°	14°
q3	10°	12°	14°	10°	12°	14°
A ⁽²⁾	—	—	1.20	—	—	0.047
A1 ⁽³⁾	0.05	—	0.15	0.002	—	0.006
A2 ⁽²⁾	0.95	1.00	1.05	0.037	0.039	0.041
b ^{(4) (5)}	0.13	0.18	0.23	0.005	0.007	0.009
b1 ⁽⁴⁾	0.13	0.16	0.19	0.005	0.006	0.007
c ⁽⁴⁾	0.09	—	0.20	0.004	—	0.008
c1 ⁽⁴⁾	0.09	—	0.16	0.004	—	0.006
D ⁽⁶⁾	12.00 BSC			0.472 BSC		
D1 ^{(7) (8)}	10.00 BSC			0.394 BSC		
D2 ⁽⁹⁾	—	—	5.83	—	—	0.229
D3 ⁽¹⁰⁾	4.00	—	—	0.157	—	—
e	0.40 BSC			0.016 BSC		
E ⁽⁶⁾	12.00 BSC			0.472 BSC		
E1 ^{(7) (8)}	10.00 BSC			0.394 BSC		
E2 ⁽⁹⁾	—	—	5.83	—	—	0.229
E3 ⁽¹⁰⁾	4.00	—	—	0.157	—	—
L	0.45	0.60	0.75	0.018	0.024	0.030
L1	1.00 REF			0.039 REF		
N ⁽¹¹⁾	80			3.149		
R1	0.08	—	—	0.003	—	—
R2	0.08	—	—	0.003	—	—
S	0.20	—	—	0.008	—	—
aaa ⁽¹²⁾	0.20			0.008		
bbb ⁽¹²⁾	0.20			0.008		
ccc ⁽¹²⁾	0.08			0.003		
ddd ⁽¹²⁾	0.07			0.003		

1. Values in inches are converted from millimeters (mm) and rounded to three decimal digits.

2. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.

3. A1 is defined as the distance from the seating plane to the lowest point on the package body.
4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
5. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
6. To be determined at seating datum plane C.
7. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
8. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
9. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad is variable depending on leadframe pad design (T1, T2, T3). End user should verify D2 and E2 dimensions according to specific device application.
10. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
11. "N" is the number of terminal positions for the specified body size.
12. Tolerance

4.3 eTQFP100 case drawing

Figure 39. eTQFP100 – STMicroelectronics package mechanical drawing




Table 52. eTQFP100 – STMicroelectronics package mechanical data

Symbol	Dimensions					
	Millimeters			Inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
q	0°	3.5°	7°	0°	3.5°	7°
q1	0°	—	—	0°	—	—
q2	10°	12°	14°	10°	12°	14°
q3	10°	12°	14°	10°	12°	14°
A ⁽²⁾	—	—	1.20	—	—	0.047
A1	0.05	—	0.15	0.002	—	0.006
A2 ⁽²⁾	0.95	1.00	1.05	0.037	0.039	0.041
b ^{(3) (4)}	0.17	0.22	0.27	0.007	0.009	0.011
b1 ⁽⁴⁾	0.175	0.20	0.23	0.007	0.008	0.009
c ⁽⁴⁾	0.09	—	0.20	0.004	—	0.008
c1 ⁽⁴⁾	0.09	—	0.16	0.004	—	0.006
D ⁽⁵⁾	16.00 BSC			0.629 BSC		
D1 ^{(6) (7)}	14.00 BSC			0.551 BSC		
D2 ⁽⁸⁾	—	—	5.67	—	—	0.223
D3 ⁽⁹⁾	4.00	—	—	0.157	—	—
e	0.50 BSC			0.019 BSC		
E ⁽⁵⁾	16.00 BSC			0.629 BSC		
E1 ^{(6) (7)}	14.00 BSC			0.551 BSC		
E2 ⁽⁸⁾	—	—	5.67	—	—	0.223
E3 ⁽⁹⁾	4.00	—	—	0.157	—	—
L	0.45	0.60	0.75	0.018	0.024	0.030
L1	1.00 REF			0.039 REF		
N ⁽¹⁰⁾	100			3.937		
R1	0.08	—	—	0.003	—	—
R2	0.08	—	—	0.003	—	—
S	0.20	—	—	0.008	—	—
aaa ⁽¹¹⁾	0.15			0.006		
bbb ⁽¹¹⁾	0.20			0.008		
ccc ⁽¹¹⁾	0.05			0.002		
ddd ⁽¹¹⁾	0.07			0.003		

1. Values in inches are converted from millimeters (mm) and rounded to three decimal digits.

2. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.

3. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
4. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
5. To be determined at seating datum plane C.
6. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
7. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
8. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself. Type of exposed pad is variable depending on leadframe pad design (T1, T2, T3). End user should verify D2 and E2 dimensions according to specific device application.
9. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
10. "N" is the number of terminal positions for the specified body size.
11. Tolerance

4.4 Thermal characteristics

[Table 53](#) and [Table 54](#) describe the thermal characteristics of the device.

Table 53. Thermal characteristics for eTQFP80⁽¹⁾

Symbol		C	Parameter	Conditions	Value	Unit
R _{θJA}	CC	D	Junction-to-ambient, natural convection ⁽²⁾	Four layer board—2s2p	29.6	°C/W
R _{θJMA}	CC	D	Junction-to-moving-air, ambient ⁽²⁾	At 200 ft./min., four layer board—2s2p	23.5	°C/W
R _{θJB}	CC	D	Junction-to-board ⁽³⁾	Ring cold plate	9.6	°C/W
R _{θJCtop}	CC	D	Junction-to-case top ⁽⁴⁾	Cold plate	13.2	°C/W
R _{θJCbottom}	CC	D	Junction-to-case bottom ⁽⁵⁾	Cold plate	1.0	°C/W
Ψ _{JT}	CC	D	Junction-to-package top ⁽⁶⁾	Natural convection	0.4	°C/W

1. The values are based on simulation; actual data may vary in the given range. The specified characteristics are subject to change per final device design and characterization. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Table 54. Thermal characteristics for eTQFP100⁽¹⁾

Symbol		C	Parameter	Conditions	Value	Unit
$R_{\theta JA}$	CC	D	Junction-to-ambient, natural convection ⁽²⁾	Four layer board—2s2p	27.9	°C/W
$R_{\theta JMA}$	CC	D	Junction-to-moving-air, ambient ⁽²⁾	At 200 ft./min., four layer board—2s2p	22.8	°C/W
$R_{\theta JB}$	CC	D	Junction-to-board ⁽³⁾	Ring cold plate	11.3	°C/W
$R_{\theta JCTop}$	CC	D	Junction-to-case top ⁽⁴⁾	Cold plate	13.0	°C/W
$R_{\theta JCbotttom}$	CC	D	Junction-to-case bottom ⁽⁵⁾	Cold plate	1.0	°C/W
Ψ_{JT}	CC	D	Junction-to-package top ⁽⁶⁾	Natural convection	0.4	°C/W

1. The values are based on simulation; actual data may vary in the given range. The specified characteristics are subject to change per final device design and characterization. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

4.4.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J , can be obtained from the equation:

$$\text{Equation 1 } T_J = T_A + (R_{\theta JA} * P_D)$$

where:

T_A = ambient temperature for the package (°C)

$R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

P_D = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than 0.02 W/cm²

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$\text{Equation 2 } T_J = T_B + (R_{\theta JB} * P_D)$$

where:

T_B = board temperature for the package perimeter (°C)

$R_{\theta JB}$ = junction-to-board thermal resistance (°C/W) per JESD51-8

P_D = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, the junction temperature is predictable if the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

$$\text{Equation 3 } R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

$R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

$R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

$R_{\theta CA}$ = case to ambient thermal resistance (°C/W)

$R_{\theta JC}$ is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models. More accurate compact Flotherm models can be generated upon request.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

Equation 4 $T_J = T_T + (\Psi_{JT} \times P_D)$

where:

T_T = thermocouple temperature on top of the package (°C)

Ψ_{JT} = thermal characterization parameter (°C/W)

P_D = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

When board temperature is perfectly defined below the device, it is possible to use the thermal characterization parameter (Ψ_{JPB}) to determine the junction temperature by measuring the temperature at the bottom center of the package case (exposed pad) using the following equation:

Equation 5 $T_J = T_B + (\Psi_{JPB} \times P_D)$

where:


T_T = thermocouple temperature on bottom of the package (°C)

Ψ_{JT} = thermal characterization parameter (°C/W)

P_D = power dissipation in the package (W)

5 Ordering information

Figure 40. Product code structure



1. Order on 1 MB part numbers can be entered upon ST's acceptance conditioned by volumes. Please contact your ST sales office to ask for the availability of a particular commercial product.
2. Features (e.g. flash, RAM or peripherals) not included in the commercial product cannot be used. ST cannot be called to take any liability for features used outside the commercial product.

6 Revision history

[Table 55](#) summarizes revisions to this document.

Table 55. Document revision history

Date	Revision	Changes
18-Jul- 2012	1	Initial release.
03-Apr-2013	2	Formatting and editorial changes throughout document. Table 2: SPC572Lx device feature summary: Changed title (was SPC5726SPC572L64 device feature summary) Figure 2 (Periphery allocation): Removed BAR module from diagram. Section 1.5, Features overview: Added detail to PIT descriptions (2 bullets). Added <i>Saturation Instructions Extension...</i> feature item. Figure 4 (100-pin QFP configuration (top view)): Changed pin 65 to “ESR1” Table 3 (Power supply and reference pins): For row V_{DD_LV}: added pin 68 for 100 pin and 80 pin packages. Section 2.2.1, Power supply and reference voltage pins: Added 2 sentences starting from “The Supply Pins Table contains...” Table 5 (Port pins description): From PC[10] to PC[15] - changed $V_{DD_HV_IO_FLEX}$ to $V_{DD_HV_IO_ETH}$ Table 7 (Absolute maximum ratings): Added footnote $V_{DD_HV_IO}$ refers to... Section 2.2.1, Power supply and reference voltage pins: Added 2 sentences starting from <i>The Supply Pins Table contains...</i> Table 8 (ESD ratings): Added classification column Table 9 (Device operating conditions): Removed rows $V_{DD_HV_ADR_D}$ and $V_{DD_HV_ADR_S}$ For row $V_{DD_HV_ADR}$: divided Value Min column data into “C” (3.0) and “P” (4.0) values and added the word <i>reference</i> to the Parameter description column Changed row $V_{SS_HV_ADR}$ symbol (was $V_{SS_HV_ADR_D}$) Changed $V_{DD_HV_ADV}$ Value Min column data for <i>P</i> characteristic to 4.0 (was 4.2) Table 9 (Device operating conditions): For row $V_{DD_HV_ADR}$: inverted the C and P Parameter Classification values. Table 10 (DC electrical specifications): Removed the following rows: $V_{DD_HV_IO}$, $V_{DD_HV_IO_JTAG}$, $V_{DD_HV_IO_ETH}$, $V_{DD_HV_ADV}$, $V_{DD_HV_ADR}$, $V_{DD_HV_ADR} - V_{DD_HV_ADV}$ Table 12 (I/O input DC electrical characteristics): In row $V_{IH\overline{TTL}}$ condition changed to $4.5\text{ V} < V_{DD_HV_IO} < 5.5\text{ V}$. In row $V_{IL\overline{TTL}}$ condition changed to $4.5\text{ V} < V_{DD_HV_IO} < 5.5\text{ V}$. In row $V_{H\overline{YSTTL}}$ condition changed to $4.5\text{ V} < V_{DD_HV_IO} < 5.5\text{ V}$. In row $V_{IH\overline{CMOS_H}}$ condition changed to $2.7\text{ V} < V_{DD_HV_IO} < 3.0\text{ V}$ and $4.0\text{ V} < V_{DD_HV_IO} < 4.5\text{ V}$. In row $V_{IH\overline{CMOS}}$ condition changed to $2.7\text{ V} < V_{DD_HV_IO} < 3.0\text{ V}$ and $4.0\text{ V} < V_{DD_HV_IO} < 4.5\text{ V}$. In row $V_{IL\overline{CMOS_H}}$ condition changed to $2.7\text{ V} < V_{DD_HV_IO} < 3.0\text{ V}$ and $4.0\text{ V} < V_{DD_HV_IO} < 4.5\text{ V}$. In row $V_{H\overline{YSCMOS}}$ condition changed to $2.7\text{ V} < V_{DD_HV_IO} < 3.0\text{ V}$ and $4.0\text{ V} < V_{DD_HV_IO} < 4.5\text{ V}$.

Table 55. Document revision history (continued)

Date	Revision	Changes
03-Apr-2013	2 (cont.)	Table 13 (I/O pull-up/pull-down DC electrical characteristics): In row I_{WPU} changed to <i>Weak pull-up current absolute value</i> In row I_{WPU} (P) condition changed to $V_{IN} < V_{IH} = 0.69 \cdot V_{DD_HV_IO}$, $4.5\text{ V} < V_{DD_HV_IO} < 5.5\text{ V}$. In row I_{WPU} (P) minimum changed to 23 μA; maximum value deleted. In row I_{WPD} (P) minimum deleted; maximum value changed to 130 μA. In row I_{WPD} (P) condition changed to $V_{IN} > V_{IH} = 0.69 \cdot V_{DDE}$, $4.5\text{ V} < V_{DD} < 5.5\text{ V}$. Deleted: I_{WPU} (T) at $V_{IN} = 0\text{ V}$, $3.0\text{ V} < V_{DD_HV_IO} < 4.0\text{ V}$. Added I_{WPU} (T) at $V_{IN} > V_{IL} = 0.49 \cdot V_{DDE}$, $4.5\text{ V} < V_{DD} < 5.5\text{ V}$. Added I_{WPU} (T) at $V_{IN} > V_{IL} = 1.1\text{ V}$ (TTL), $4.5\text{ V} < V_{DD} < 5.5\text{ V}$. Added R_{WPU} (Weak pull-up resistance). Deleted: I_{WPD} (T) at $V_{IN} = V_{DD_HV_IO}$, $3.0\text{ V} < V_{DD_HV_IO} < 4.0\text{ V}$. Added I_{WPD} (T) at $V_{IN} < V_{IL} = 0.49 \cdot V_{DDE}$, $4.5\text{ V} < V_{DD} < 5.5\text{ V}$. Added I_{WPD} (T) at $V_{IN} < V_{IL} = 0.9\text{ V}$ (TTL), $4.5\text{ V} < V_{DD} < 5.5\text{ V}$. Added R_{WPD} (Weak pull-down resistance). Table 14 (WEAK configuration output buffer electrical characteristics): Added footnote 4. Specification changes: In row R_{OH_W} condition changed to $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$, Push pull, $I_{OH} < 0.5\text{ mA}$. In row R_{OL_W} condition changed to $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$, Push pull, $I_{OH} < 0.5\text{ mA}$. In row t_{TR_W} condition $C_L = 25\text{ pF}$, $4.0\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$ changed to $C_L = 25\text{ pF}$, $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$. In row t_{TR_W} condition $C_L = 50\text{ pF}$, $4.0\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$ changed to $C_L = 50\text{ pF}$, $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$. In row t_{TR_W} condition $C_L = 200\text{ pF}$, $4.0\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$ changed to $C_L = 200\text{ pF}$, $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$. Table 15 (MEDIUM configuration output buffer electrical characteristics): Added footnote 4. In R_{OH_M} condition changed to $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$, Push pull, $I_{OH} < 2\text{ mA}$. In R_{OL_M} condition changed to $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$, Push pull, $I_{OH} < 2\text{ mA}$. In t_{TR_M} condition changed to $C_L = 25\text{ pF}$, $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$. In t_{TR_M} condition changed to $C_L = 50\text{ pF}$, $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$. In t_{TR_M} condition changed to $C_L = 200\text{ pF}$, $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$. Table 16 (STRONG configuration output buffer electrical characteristics): Added footnote 4. In R_{OH_S} condition changed to $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$, Push pull, $I_{OH} < 8\text{ mA}$. In R_{OL_S} condition changed to $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$, Push pull, $I_{OH} < 8\text{ mA}$. In t_{TR_S} condition changed to $C_L = 50\text{ pF}$, $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$. In t_{TR_S} condition changed to $C_L = 200\text{ pF}$, $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$. In t_{TR_S} condition $C_L = 50\text{ pF}$, $4.5\text{ V} < V_{DD_HV_IO} < 5.9\text{ V}$. Table 17 (VERY STRONG configuration output buffer electrical characteristics): Removed footnote: <i>For specification per Electrical Physical Layer Specification 3.0.1...</i> Section 3.9, I/O pad current specification: Changed Note <i>In order to ensure ... remain below 10%</i>. changed to <i>...below 50%</i>. Table 19 (Reset electrical characteristics) Added footnote to row I_{OL_R}: <i>I_{OL_R} applies to both PORST and ESR0...</i> In row I_{OL_R} condition changed to <i>Device under power-on reset</i>, $3.0\text{ V} < V_{DD_HV_IO} < 5.5\text{ V}$, $V_{OL} > 1.0\text{ V}$. In row I_{OL_R} minimum for conditions <i>Device under power-on reset</i>, $3.0\text{ V} < V_{DD_HV_IO} < 5.5\text{ V}$, $V_{OL} > 1.0\text{ V}$ changed to 12 mA. Table 23 (Internal RC oscillator electrical specifications): In row t_{start_T} Parameter Classification changed to D (was T).

Table 55. Document revision history (continued)

Date	Revision	Changes
03-Apr-2013	2 (cont.)	Table 25 (SARn ADC electrical specification): Row $V_{DD_HV_ADR_S}$ removed. In row V_{IN} Max Value cell changed to $V_{DD_HV_ADR}$ (was $V_{DD_HV_ADR_S}$) In row TUE_{12} updated conditions In row TUE_{10} changed Characteristic for both conditions to T and updated conditions In row V_{ALTREF} changed the Parameter Classification to C (was P). Added phrase <i>For parameters classified as T and D.</i> to footnote TUE and DNL... Table 26 (SDn ADC electrical specification) In row f_{IN} - changed Parameter Classification for both conditions to D (was P) Removed rows – $V_{DD_HV_ADV}$, $V_{SS_HV_ADR_D}$, $V_{DD_HV_ADR_D}$ For V_{IN_PK2PK} (Input range peak to peak $V_{IN_PK2PK} = V_{INP} - V_{INM}$) corrected GAIN condition for Single ended – $V_{INM} = 0.5 * V_{DD_HV_ADR_D}$ GAIN = 2,4,8,16. In δ_{GROUP} condition OSR = 75, changed Max Value to 596. Added footnote V_{INM} is the input voltage applied to the negative terminal of the SDADC. For rows $SNR_{DIFF150}$, $SNR_{DIFF333}$ and SNR_{SE150} added footnote SNR degraded by 3dB, in the range $3.6\text{ V} < V_{DD_HV_ADV} < 5.5\text{ V}$. Table 27 (Temperature sensor electrical characteristics): In row I_{TEMP_SENS} changed description to $V_{DD_HV_ADV}$ power supply current. Section 3.15.2, Main voltage regulator electrical characteristics: Changed HV and BV supply voltage descriptions. Table 31 (Voltage regulator electrical characteristics): Updated all values. Figure 19 (Voltage monitor threshold definition): Reworked diagram Table 32 (Voltage monitor electrical characteristics): Refomatted table and updated all content. Table 34 (Functional terminals state during power-up and reset): in TERMINAL ERROR row removed Comments. Section 3.16, Flash memory electrical characteristics: Added content relating to Flash read wait states and added Table 35 (RWSC settings). Table 36 (Flash memory program and erase specifications (pending silicon characterization)): Updated footnotes, parameter classifications, Initial Max 25 °C values, Initial max parameter classifications and Typical end of life values. Added rows $t_{pprogrameep}$ and $t_{qprogrammeep}$ In Rows $t_{16kprogrammeep}$ and $t_{16keraseeep}$ changed partition information to <i>partition 1</i>. Table 41 (DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or 1) Changed footnote <i>Maximum frequency is 100 MHz</i> to <i>Maximum frequency is 80 MHz</i>. Table 42 (DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1) Changed footnote <i>Maximum frequency is 100 MHz</i> to <i>Maximum frequency is 80 MHz</i>. Table 49 (DSPI LVDS slave timing – full duplex – modified transfer format (MTFE = 0/1)): Changed footnote <i>Maximum frequency is 100 MHz</i> to <i>Maximum frequency is 80 MHz</i>. Table 49 (UART frequency support): Added row clock frequency 100. Section 4.2: eTQFP80 case drawing Added mechanical drawings. Section 4.3: eTQFP100 case drawing Added mechanical drawings. Table 53 (Thermal characteristics for eTQFP80):

Table 55. Document revision history (continued)

Date	Revision	Changes
03-Apr-2013	2 (cont.)	Updated table, added $R_{\theta JA}$ Min and Max values <i>Table 54 (Thermal characteristics for eTQFP100):</i> Updated table, added $R_{\theta JA}$ Min and Max values
18-May-2015	3	Following are the changes in this version of the Datasheet: Formatting and editorial changes throughout document. <i>Table 2 (SPC572Lx device feature summary):</i> Replaced SIPI/LAST Interprocessor bus with Zipwire (SIPI/LAST) Interprocessor bus. Updated the description of SENT bus. <i>Figure 1 (Block diagram):</i> Replaced LFAST & SIPI with Zipwire (LFAST & SIPI). <i>Section 1.5, Features overview</i> Reworded the PIT bullet points. Replaced “two channel multiplexer” with “two channel multiplexers” Removed “Port pins description” table since the table is included in the JPC5726M_IO_Signal_Table.xlsx sheet. <i>Section 3.1, Introduction</i> Added $V_{DD_HV_PMC}$ to the note section. <i>Table 7 (Absolute maximum ratings):</i> In row V_{DD_LV} added footnotes: Allowed 1.375 – 1.45 V for 10 hours... 1.32 – 1.375 V range allowed periodically for supply... In footnote: 1.32 – 1.375 V range allowed periodically... changed 1.275 V to 1.288 V Removed $V_{DD_HV_FLA}$ and $V_{DD_HV_IO_JTAG}$ rows. Removed T_J row. For I_{MAXD}, replaced minimum and maximum values of “-10” and “10” with “-11” and “11”. Updated t_{XRAY}. Added a note to $V_{DD_HV_ADV}$. <i>Table 9 (Radiated emissions testing specification):</i> Added “36 dBμV” in all the rows of column “BISS radiated emissions limit”. <i>Table 10 (Conducted emissions testing specifications):</i> Added “BISS limit” column. <i>Table 8 (ESD ratings,):</i> Classification parameter for ESD for Human Body Model is now T.

Table 55. Document revision history (continued)

Date	Revision	Changes
18-May-2015	3 (cont.)	Table 9 (Device operating conditions): Changed VRAMP to V_{RAMP_LV}, changed parameter to “slew rate on core power supply pins”. Added V_{RAMP_HV} specification, parameter “Slew rate on HV power supply pins”, max value 100 V/ms. Updated the classification of f_{SYS} to “C”. Updated the V_{DD_HV_IO_MAIN} classification, minimum, and maximum values. Updated the V_{DD_HV_IO_JTAG} classification, minimum, and maximum values. Added V_{IN} symbol. Updated all the columns of the V_{DD_HV_ADV} symbol. Replaced note below the table “Reduced output/input capabilities below 4.2 V. See performance ...” with “Reduced output/input capabilities below 4.2 V. See performance operating values in I/O pad electrical characteristics. Not all functionality are guaranteed below 4.2V. Please check ...” Table 10 (DC electrical specifications): Updated the maximum values of I_{DD} from “100” to “145”. Changed the classification of I_{DDPE} from “P” to “C”. Updated the condition of I_{DDAPP} and the maximum value is updated to 125 mA. Updated the parameter, conditions, and maximum values of I_{DDAR}. Added another row to it. Changed the classification of I_{SPIKE} from “C” to “T”. Changed the classification of dI from “C” to “T”. Replaced “20 us” with “< 20 us” in the conditions column of dI. Changed the classification of I_{SR} from “C” to “D”. Updated the parameter column of I_{SR}. Deleted I_{INACT_D}, I_{IC}, and T_A (T_L to T_H). Replaced the maximum value of “90” with “60” for I_{SPIKE}. Replaced the maximum value of “120” with “165” for I_{DDPE}. Added V_{REF_BG_T}, V_{REF_BG_TC}, and V_{REF_BG_LR} symbols. Table 11 (I/O pad specification descriptions): In row <i>Very Strong Configuration</i>, removed reference to <i>FlexRay</i>. Table 12 (I/O input DC electrical characteristics): For V_{HYSTTL} replaced “0.3” with “0.275” for minimum value. For V_{ILAUT} replaced “2.2” with “2.1” for maximum value. For V_{HYSAUT} replaced “0.5” with “0.4” for minimum value. Updated the I_{LKG}. Updated the conditions of I_{LKG_MED}. Added “GPIO input pins” to the conditions column of C_{IN}. Updated Note 6 below the table. For V_{DRFTTT}, V_{DRFTAUT}, and V_{DRFTCMOS} replaced “C” with “T” in characteristics column. Updated note in maximum value of V_{IHAUT}. Table 13 (I/O pull-up/pull-down DC electrical characteristics): V_{DDE} replaced by V_{DD_HV_IO}. Updated I_{WPU} rows. Updated I_{WPD} rows. Added R_{WPU} parameter. Added conditions to R_{WPD} parameter.

Table 55. Document revision history (continued)

Date	Revision	Changes
18-May-2015	3 (cont.)	Table 14 (WEAK configuration output buffer electrical characteristics): “4.5 V < V_{DD_HV_IO} < 5.9 V” replaced by “4.5 V < V_{DD_HV_IO} < 5.5 V” in R_{OH_W} and R_{OL_W} rows. Minimum values of R_{OH_W} and R_{OL_W} changed from “560” to “520” Replaced “V_{DD_HV_IO_FLEX}” with “V_{DD_HV_IO_ETH}” in note below the table. Table 15 (MEDIUM configuration output buffer electrical characteristics): Added note to the conditions column. “4.5 V < V_{DD_HV_IO} < 5.9 V” replaced by “4.5 V < V_{DD_HV_IO} < 5.5 V” in R_{OH_M} and R_{OL_M} rows. Replaced “V_{DD_HV_IO_FLEX}” with “V_{DD_HV_IO_ETH}” in note below the table. Minimum values of R_{OH_M} and R_{OL_M} changed from “140” to “120” Table 16 (STRONG configuration output buffer electrical characteristics): Added note to the conditions column. “4.5 V < V_{DD_HV_IO} < 5.9 V” replaced by “4.5 V < V_{DD_HV_IO} < 5.5 V” in R_{OH_S} and R_{OL_S} rows. Replaced “V_{DD_HV_IO_FLEX}” with “V_{DD_HV_IO_ETH}” in note below the table. Minimum values of R_{OH_S} and R_{OL_S} changed from “35” to “30” Updated the minimum values of t_{TR_S} Table 17 (VERY STRONG configuration output buffer electrical characteristics): Added note to the conditions column. Updated R_{OH_V} and R_{OL_V} rows. Removed footnotes: • Refer to FlexRay section for... • 20–80% transition time... Updated the minimum values of t_{TR_V} Removed “EBI output driver electrical characteristics” table. Table 18 (I/O consumption): Added a footnote to the table. Removed footnote: Data based on simulation results... Updated all the condition rows of the table. Table 19 (Reset electrical characteristics): Replaced minimum value of “300” with “275” in the V_{HYS} row. Replaced “0.9 V” with “1.0 V” in the in the condition column of I_{OL_R} row. Replaced minimum value of “11” with “12” in the I_{OL_R} row. Updated I_{WPU} and I_{WPD} rows. Table 20 (PLL0 electrical characteristics): Added f_{PLL0PHI1} and f_{PLL0FREE} symbols. Replaced maximum value of “100” with “80” in the f_{PLL0PHI0} row. In footnote: PLL0IN clock retrieved... the second sentence now reads <i>Input characteristics are granted when using XOSC.</i> In f_{PLL0IN} added a second note to parameter column. Updated maximum value of f_{PLL0LOCK}.

Table 55. Document revision history (continued)

Date	Revision	Changes
18-May-2015	3 (cont.)	Table 21 (External oscillator electrical specifications): Updated the minimum and maximum values of f_{XTAL}. Updated V_{IHEXT}, V_{ILEXT}, g_m, and I_{XTAL}. Added V_{HYS}. Table 22 (Selectable load capacitance): Updated the table. Table 23 (Internal RC oscillator electrical specifications): Removed I_{AVDD5}, and I_{DVDD12} rows. Updated parameter column of δf_{var_SW}. Table 24 (ADC pin specification): Removed I_{LK_IN} symbol. Added $V_{REF_BG_T}$, $V_{REF_BG_TC}$, and $V_{REF_BG_LR}$ symbols. Updated conditions column of I_{BG} symbol. Removed the table footnote "Leakage current is a...." Added ΣI_{ADR} Updated I_{LK_INUD}, I_{LK_INUSD}, I_{LK_INREF}, and I_{LK_INOUT}. Replaced maximum value of "6.5" with "8.5" for C_S. Table 25 (SARn ADC electrical specification): Updated conditions, minimum, and maximum columns of V_{ALTREF}. Updated parameter, conditions, and maximum columns of $I_{ADCREFH}$. Replaced the maximum value of "1" with "+8" in $I_{ADCREFH}$ symbol (power down mode). Replaced "I_{ADCDD}" with "I_{ADV_S}" and updated its conditions and maximum columns. Updated minimum and maximum columns of DNL. Table 26 (SDn ADC electrical specification): In the f_{ADCD_M} symbol replaced "S/D clock 3" with "S/D modulator Input clock". Added minimum value of "4". Updated the maximum values of δ_{GAIN} Replaced the unit values of "dB" with "dBFS" in the $SNR_{DIFF150}$, $SNR_{DIFF333}$, and SNR_{SE150} symbols. Replaced the unit values of "dB" with "dBc" in SFDR symbol. Added CMRR symbol and replaced the minimum value of "20" with "54". Added R_{Caaf} and $F_{rolloff}$ symbols. Updated the maximum values of I_{ADV_D} and ΣI_{ADR_D}. Removed ΣI_{ADR_D}. Replaced maximum value of "$2 \cdot \delta_{GROUP}$" with "δ_{GROUP}" for $t_{LATENCY}$. Replaced maximum value of "15" with "16" for GAIN. Added I_{ADCS/D_REFH}. Updated the minimum, typical and maximum values of Z_{IN}. Table 27 (Temperature sensor electrical characteristics): Added rows: - temperature monitoring range - temperature sensitivity (T_{SENS}) - temperature accuracy (T_{ACC})

Table 55. Document revision history (continued)

Date	Revision	Changes
18-May-2015	3 (cont.)	<i>Table 28 (LVDS pad startup and receiver electrical characteristics):</i> Replaced “C” with “T” in the characteristics column of I_{LVDS_BIAS} and I_{LVDS_RX}. <i>Table 29 (LFAST transmitter electrical characteristics), and Table 30 (MSC/DSPI LVDS transmitter electrical characteristics):</i> Replaced “C” with “T” in the characteristics column of I_{LVDS_TX}. <i>Table 39 (Nexus debug port timing):</i> Replaced “P” with “D” in the characteristics column of t_{EVTIPW} and t_{EVTOPW}. <i>Figure 18 (Voltage regulator capacitance connection):</i> Updated the figure. <i>Table 31 (Voltage regulator electrical characteristics):</i> Replaced $R_{DECREGn}$ with R_{REG}. Updated the conditions column of C_{DECBV} and C_{DECHV}. Changed the classification of $I_{MREGINT}$ from “P” to “D”. Added “- at 27 °C , no load” to note 6. Added “with full load” to note 7. <i>Table 36 (Flash memory program and erase specifications (pending silicon characterization)):</i> For t_{ESUS}, replaced lifetime max value of “20” WITH “30”. For t_{psus}, replaced lifetime max value of “10” WITH “15”. <i>Table 40 (DSPI channel frequency support):</i> Removed “Full duplex” from LVDS (Master mode). <i>Table 41 (DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or 1):</i> Updated the minimum values of t_{CSC}, t_{PCSC}, and t_{PASC} and maximum values of t_{SUO}. <i>Table 42 (DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or 1):</i> Updated the minimum values of t_{CSC}, t_{PCSC}, and t_{PASC} and maximum values of t_{SUO}. Removed section “DSPI LVDS Master Mode — Modified Timing.” <i>Table 44 (DSPI CMOS master timing – output only – timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock):</i> Updated the minimum values of t_{CSV} and maximum values of t_{SUO}. <i>Table 45 (DSPI CMOS Slave timing - Modified Transfer Format (MTFE = 0/1)):</i> Updated the minimum and maximum values of t_{DIS}. Replaced the maximum value of “50” with “55” in t_{SUO} (medium). <i>Table 48 (RMII transmit signal timing):</i> Replaced the maximum value of “14” with “16” for R6.

Table 55. Document revision history (continued)

Date	Revision	Changes
18-May-2015	3 (cont.)	Section 3.17.5, GPIO delay timing: Added this section. Replaced “four” with “three” in the table footnotes in Table 51 (eTQFP80 – STMicroelectronics package mechanical data) and Table 52 (eTQFP100 – STMicroelectronics package mechanical data). Table 51 (eTQFP80 – STMicroelectronics package mechanical data): Second note removed from E2 parameter and added to E3 parameter. Table 53 (Thermal characteristics for eTQFP80): Updated the table and its values. Table 54 (Thermal characteristics for eTQFP100): Updated the table and its values. Table 60 (Order codes (ST)) Updated the table.
15-Jun-2017	4	Following are the changes in this version of the Datasheet: Replaced eLQFP100 with eTQFP100 throughout the document. Removed all requirement tagging from the document. Replaced RPNs: SPC572L64F2B, SPC572L64E3B with SPC572Lx. Replaced SPC572LxB with SPC572Lx. Replaced bullet point “On-chip voltage...” with “Single 5V +/-10%....” on the cover page. Table 1 (Device summary): – Updated the table. Table 2 (SPC572Lx device feature summary): – Updated the notes of “External power supplies” Section 3.4: Electromagnetic Compatibility (EMC): – Updated the section. Table 9 (Device operating conditions): – Updated the values of parameter V_{DD_LV}. – Updated notes in the table. Removed section: “Temperature profile.” Table 26 (SDn ADC electrical specification): – Updated the values for R_{BIAS} parameter. – Added parameters Z_{DIFF}, Z_{CM}, and ΔV_{INTCM}. Table 31 (Voltage regulator electrical characteristics): – Added parameter C_{DECFLA} Table 32 (Voltage monitor electrical characteristics): – Added parameter V_{LVD108} Section 4.3: eTQFP100 case drawing: – Updated the Figure 39: eTQFP100 – STMicroelectronics package mechanical drawing. – Updated the Table 52 (eTQFP100 – STMicroelectronics package mechanical data). Section 5: Ordering information: – Removed table: Order codes (ST). Added Figure 40: Product code structure.

Table 55. Document revision history (continued)

Date	Revision	Changes
06-Jul-2017	5	Removed "ST Restricted" watermark

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved