

April 2014

# FSL306LR Green Mode Fairchild Buck Switch

#### **Features**

- Built-in Avalanche Rugged SenseFET: 650 V
- Fixed Operating Frequency: 50 kHz
- No-Load Power Consumption: < 25 mW at 230 V<sub>AC</sub> with External Bias; <120 mW at 230 V<sub>AC</sub> without External Bias
- No Need for Auxiliary Bias Winding
- Frequency Modulation for Attenuating EMI
- Pulse-by-Pulse Current Limiting
- Ultra-Low Operating Current: 250 μA
- Built-in Soft-Start and Startup Circuit
- Adjustable Peak Current Limit
- Built-in Transconductance (Error) Amplifier
- Various Protections: Overload Protection (OLP), Over-Voltage Protection (OVP), Feedback Open Loop Protection (FB\_OLP), AOCP (Abnormal Over-Current Protection), Thermal Shutdown (TSD)
- Fixed 650 ms Restart Time for Safe Auto-Restart Mode of All Protections

## **Applications**

- SMPS for Home Appliances and Industrial Applications
- SMPS for Auxiliary Power

## Description

The FSL306LR integrate Pulse Width Modulator (PWM) and SenseFET is specifically designed for high-performance offline buck, buck-boost, and non-isolation flyback Switched Mode Power Supplies (SMPS) with minimal external components. This device integrates a high-voltage power regulator that enables operation without auxiliary bias winding. An internal transconductance amplifier reduces external components for the feedback compensation circuit.

The integrated PWM controller includes: 10 V regulator for no external bias circuit, Under-Voltage Lockout (UVLO), Leading-Edge Blanking (LEB), an optimized gate turn-on / turn-off driver, EMI attenuator, Thermal Shutdown (TSD), temperature-compensated precision current sources for loop compensation, and fault-protection circuitry. Protections include: Overload Protection (OLP), Over-Voltage Protection (OVP), Feedback Open Loop Protection (FB\_OLP), and Abnormal Over-Current Protection (AOCP). FSL306LR offers good soft-start performance during startup.

The internal high-voltage startup switch and the Burst-Mode operation with very low operating current reduce the power loss in Standby Mode. As the result, it is possible to reach power loss of 120 mW without external bias and 25 mW with external bias when input voltage is 230  $V_{\rm AC}$ .

## Ordering Information

					Typical Output Power <sup>(1)</sup>				
	Part Number	Operating Junction Temperature	PKG	Packing Method	Current		85 V <sub>AC</sub> ~ 265 V <sub>AC</sub> & Open Frame <sup>(2)</sup>		
					Limit	KDS(ON),MAX	Buck Application <sup>(3)</sup>	Flyback Application	
Ī	FSL306LRN	-40°C ~125°C	7-DIP	Rail	0.45 A	18 Ω	3 W	7 W	
Ī	FSL306LRLX	-40 C ~ 125 C	7-LSOP	Tape & Reel	0.45 A	0.45 A	10 12	3 77	/ VV

#### Notes:

- 1. The junction temperature can limit the maximum output power.
- Maximum practical continuous power in an open-frame design at 50°C ambient.
- 3. Based on 15 V output voltage condition. Output voltage can limit the maximum output power.

## **Application Diagrams**




Figure 1. Buck Converter Application




Figure 2. Non-Isolation Flyback Converter Application

## **Block Diagram**




Figure 3. Internal Block Diagram

# **Pin Configuration**




Figure 4. Pin Configuration

## **Pin Definitions**

Pin#	Name	Description				
1	GND	Ground. SenseFET source terminal on the primary side and internal control ground.				
2	V <sub>CC</sub>	<b>Positive Supply Voltage Input</b> . This pin is the positive supply input, which provides the internal operating current for startup and steady-state operation. This pin voltage is regulated to 10 V, without the external bias circuit, via internal switch (see Figure 3). When the external bias voltage is higher than 10 V, it disables the internal high-voltage regulator and reduces power consumption.				
3	I <sub>LIMIT</sub>	<b>Peak Current Limit</b> . Adjusts the peak current limit of the SenseFET. The internal 50 $\mu$ A current source is diverted to the parallel combination of an internal 46 $k\Omega$ (3R + R) resistors and any external resistor to GND on this pin to determine the peak current limit.				
4	$V_{FB}$	<b>Feedback Voltage</b> . Inverting input of the transconductance amplifier. This pin controls converter output voltage by outputting a current proportional to the difference between the reference voltage and the output voltage divided by external resistors.				
5	$V_{\text{COMP}}$	$\begin{tabular}{ll} \textbf{Comp Voltage}. & \textbf{Output of the transconductance amplifier. The compensation networks are placed between the $V_{COMP}$ and $GND$ pins to achieve stability and good dynamic performance.} \end{tabular}$				
6,7	Drain	<b>Drain</b> . High-voltage power SenseFET drain connection. In addition, during startup and steady-state operation; the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the $V_{\rm CC}$ pin. Once $V_{\rm CC}$ reaches 8 V, all internal blocks are activated. The internal high-voltage current source is enabled until $V_{\rm CC}$ reaches 10 V. After that, the internal high-voltage regulator turns on and off regularly to maintain $V_{\rm CC}$ at 10 V.				

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A = 25$  °C, unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
V <sub>DS</sub>	Drain Pin Voltage	-0.3	650.0	V
V <sub>CC</sub>	Supply Voltage	-0.3	26.0	V
V <sub>COMP</sub>	V <sub>COMP</sub> Pin Voltage	-0.3	Internally Clamped Voltage <sup>(4)</sup>	V
$V_{FB}$	Feedback Voltage	-0.3	12.0	V
I <sub>LIMIT</sub>	Current Limit Pin Voltage	-0.3	12.0	V
I <sub>DM</sub>	Drain Current Pulsed <sup>(5)</sup>		2.8	Α
E <sub>AS</sub>	Single Pulsed Avalanche Energy <sup>(6)</sup>		10.5	mJ
$P_D$	Total Power Dissipation		1.25	W
_	Operating Junction Temperature <sup>(7)</sup>	-40	125	°C
Τ <sub>J</sub>	Maximum Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature	-55	150	°C

#### Notes:

- 4.  $V_{COMP}$  is clamped by internal clamping diode (11 V,  $I_{CLAMP\ MAX}$  < 100  $\mu$ A)
- 5. Repetitive rating: pulse width is limited by maximum junction temperature.
- 6. L=10 mH, starting  $T_J$ =25°C.
- 7. Although this parameter guarantees IC operation, it does not guarantee all electrical characteristics.

## **Thermal Impedance**

T<sub>A</sub>=25°C unless otherwise specified.

Symbol	Parameter	Value	Unit
$\theta_{JA}$	Junction-to-Ambient Thermal Impedance <sup>(8)</sup>	100	°C/W

#### Note

8. JEDEC recommended environment, JESD51-2, and test board, JESD51-3, with minimum land pattern.

## **ESD Capability**

Symbol	Parameter	Value	Unit
ESD	Human Body Model, JESD22-A114 <sup>(9)</sup>	4	kV
ESD	Charged Device Model, JESD22-C101 <sup>(9)</sup>	2	KV

#### Note:

9. Meets JEDEC standards JESD 22-A114 and JESD 22-C101.

## **Electrical Characteristics**

 $T_A = 25$ °C unless otherwise specified.

Symbol Parameter		Conditions	Min.	Тур.	Max.	Unit
SenseFE	T Section					
$BV_{DSS}$	Drain Source Breakdown Voltage	V <sub>CC</sub> = 0 V, I <sub>D</sub> = 250 μA	650			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 520 V, T <sub>A</sub> = 125°C			250	μΑ
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.3 A		12	18	Ω
C <sub>ISS</sub>	Input Capacitances	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1 MHz		97		pF
Coss	Output Capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1 MHz		13.6		pF
C <sub>RSS</sub>	Reverse Transfer Capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1 MHz		2.4		pF
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 325 V, I <sub>D</sub> = 0.7 A		7.6		ns
t <sub>f</sub>	Fall Time	V <sub>DD</sub> = 325 V, I <sub>D</sub> = 0.7 A		26.1		ns
Control S	Section					
fosc	Switching Frequency	V <sub>COMP</sub> = 2.5 V	45	50	55	kHz
f <sub>M</sub>	Frequency Modulation <sup>(10)</sup>	V <sub>COMP</sub> = 2.5 V, Randomly		±3		kHz
t <sub>on.max</sub>	Maximum Turn-On Time	V <sub>COMP</sub> = 2.5 V	11.2	13.3	15.4	μs
V <sub>START</sub>		V <sub>COMP</sub> = 0 V, V <sub>CC</sub> Sweep	7.2	8.0	8.8	V
$V_{STOP}$	UVLO Threshold Voltage	After Turn On	6.3	7.0	7.7	V
I <sub>PK</sub>	Current Limit Source Current	V <sub>COMP</sub> = 2.5 V	35	50	65	μA
t <sub>SS</sub>	Soft-Start Time	V <sub>COMP</sub> = 2.5 V	7	10	13	ms
Burst Mo	ode Section					
V <sub>BURH</sub>	Burst-mode HIGH Threshold Voltage	V <sub>CC</sub> = 15 V, V <sub>COMP</sub> Increase	0.58	0.65	0.72	V
V <sub>BURL</sub>	Burst-mode LOW Threshold Voltage	V <sub>CC</sub> = 15 V, V <sub>COMP</sub> Decrease	0.52	0.59	0.66	V
HYS <sub>BUR</sub>	Burst-mode Hysteresis			60		mV
Protection	on Section			•	•	
I <sub>LIM</sub>	Peak Current Limit	$V_{COMP} = 2.5 \text{ V}, \text{ di/dt} = 300 \text{ mA/}\mu\text{s},$	0.40	0.45	0.50	Α
t <sub>CLD</sub>	Current Limit Delay <sup>(10)</sup>		/		200	ns
V <sub>OLP</sub>	Overload Protection	V <sub>COMP</sub> Increase	2.7	3.0	3.3	V
V <sub>AOCP</sub>	Abnormal Over-Current Protection <sup>(10)</sup>	V <sub>COMP</sub> = 2.5 V	0.8	1.0	1.2	V
t <sub>LEB</sub>	Leading-Edge Blanking Time <sup>(10)</sup>			200	y	ns
$V_{FB\_OLP}$	FB Open Loop Protection	V <sub>FB</sub> Decrease	0.4	0.5	0.6	V
V <sub>OVP</sub>	Over-Voltage Protection	V <sub>CC</sub> Increase	23.0	24.5	26.0	V
TSD	Thermal Shutdown Temperature <sup>(10)</sup>		125	135	150	°C
HYS <sub>TSD</sub>	TSD Hysteresis Temperature <sup>(10)</sup>		4.9	60	/-	°C
t <sub>DELAY</sub>	Over Load Protection Delay <sup>(10)</sup>	V <sub>COMP</sub> > 3 V		40		ms
t <sub>RESTART</sub>	Restart Time After Protection <sup>(10)</sup>			650		ms
Transco	nductance Amplifier Section					
Gm	Transconductance of Error Amplifier		190	240	290	µmho
$V_{REF}$	Voltage Feedback Reference		2.45	2.50	2.55	V
I <sub>EA.SR</sub>	Output Sourcing Current	V <sub>FB</sub> = V <sub>REF</sub> - 0.05 V		-12		μΑ
I <sub>EA.SK</sub>	Output Sink Current	V <sub>FB</sub> = V <sub>REF</sub> + 0.05 V		12		μA

Continued on the following page...

## **Electrical Characteristics**


 $T_A = 25$ °C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
High-Vol	tage Regulator Section					
V <sub>HVREG</sub>	HV Regulator Voltage	V <sub>COMP</sub> = 0 V, V <sub>DRAIN</sub> = 40 V	9	10	11	V
Total Device Section						
I <sub>OP1</sub>	Operating Supply Current (Control Part Only, without Switching)	0 V < V <sub>COMP</sub> < V <sub>BURL</sub>		0.25	0.35	mA
I <sub>OP2</sub>	Operating Supply Current (While Switching)	V <sub>BURL</sub> < V <sub>COMP</sub> < V <sub>OLP</sub>		0.8	1.3	mA
I <sub>CH</sub>	Startup Charging Current	V <sub>CC</sub> = 0 V, V <sub>DRAIN</sub> > 40 V		6		mA
I <sub>START</sub>	Startup Current	$V_{CC}$ = Before $V_{START}$ , $V_{COMP}$ = 0 V		120	155	μΑ
$V_{DRAIN}$	Minimum Drain Supply Voltage	$V_{CC} = V_{COMP} = 0 \text{ V}, V_{DRAIN} \text{ Increase}$		35		V

#### **Notes**

10. Though guaranteed by design, they are not 100% tested in production.

## **Typical Performance Characteristics**







Figure 5. Operating Frequency vs. Temperature

Figure 6. HV Regulator Voltage vs. Temperature







Figure 7. Start Threshold Voltage vs. Temperature

Figure 8. Stop Threshold Voltage vs. Temperature







Figure 9. Burst Mode High Voltage vs. Temperature

Figure 10. Burst Mode Low Voltage vs. Temperature

## **Typical Performance Characteristics** (Continued)







Figure 11. Operating Supply Current 1 vs. Temperature

Figure 12. Feedback Voltage Reference vs. Temperature







Figure 13. Transconductance of gm Amplifier vs. Temperature

Figure 14. FB Open Loop Protection Voltage vs. Temperature






Figure 15. Overload Protection vs. Temperature

Figure 16. Over-Voltage Protection vs. Temperature

## **Functional Description**

#### 1. Startup and High-Voltage Regulator

During startup, an internal high-voltage current source ( $I_{CH}$ ) of the high-voltage regulator supplies the internal bias current ( $I_{START}$ ) and charges the external capacitor ( $C_A$ ) connected to the  $V_{CC}$  pin, as illustrated in Figure 17. This internal high-voltage current source is enabled until  $V_{CC}$  reaches 10 V. During steady-state operation, this internal high-voltage regulator ( $HV_{REG}$ ) maintains the  $V_{CC}$  with 10 V and provides operating current ( $I_{OP}$ ) for all internal circuits. Therefore, FSL306LR needs no external bias circuit. The high-voltage regulator is disabled when the external bias is higher than 10 V.




Figure 17. Startup and HV<sub>REG</sub> Block

#### 2. Oscillator Block

The oscillator frequency is set internally and the FSL306LR have random frequency fluctuation functions. Fluctuation of the switching frequency can reduce EMI by spreading the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. The amount of EMI reduction is directly related to the range of the frequency variation. The range of frequency variation is fixed internally; however, its selection is randomly chosen by the combination of an external feedback voltage and an internal freerunning oscillator. This randomly chosen switching frequency effectively spreads the EMI noise near switching frequency and allows the use of a cost-effective inductor instead of an AC input line filter to satisfy world-wide EMI requirements.




Figure 18. Frequency Fluctuation Waveform

#### 3. Feedback Control

employs current-mode control with a transconductance amplifier for feedback control, as shown in Figure 19. Two resistors are typically used on the  $V_{\text{FB}}$  pin to sense output voltage. An external compensation circuit is recommended on the  $V_{\text{COMP}}$  pin to control output voltage. A built-in transconductance amplifier accurately controls output voltage without external components, such as Zener diode and transistor.




Figure 19. Pulse Width Modulation (PWM) Circuit

#### 3.1 Transconductance Amplifier (gm Amplifier)

The output of the transconductance amplifier sources and sinks the current, respectively, to and from the compensation circuit connected on the  $V_{\text{COMP}}$  pin (see Figure 20). This compensated  $V_{\text{COMP}}$  pin voltage controls the switching duty cycle by comparing with the voltage across the  $R_{\text{SENSE}}.$  When the feedback pin voltage exceeds the internal reference voltage ( $V_{\text{REF}}$ ) of 2.5 V; the transconductance amplifier sinks the current from the compensation circuit,  $V_{\text{COMP}}$  is pulled down, and the duty cycle is reduced. This typically occurs when input voltage is increased or output load is decreased. A two-pole and one-zero compensation network is recommended for optimal output voltage control and AC dynamics. Typically 220 nF, 220 k $\Omega$ , and 330 pF are used for  $C_{\text{C1}}$ ,  $R_{\text{C1}}$ , and  $C_{\text{C2}}$ , respectively.




Figure 20. Characteristics of gm Amplifier

#### 3.2 Pulse-by-pulse Current Limit

Because current-mode control is employed, the peak current flowing through the SenseFET is limited by the inverting input of PWM comparator, as shown in Figure 19. Assuming that 50  $\mu$ A current source flows only through the internal resistors (3R + R = 46 k $\Omega$ ),

the cathode voltage of diode D2 is about 2.4 V. Since D1 is blocked when  $V_{\text{COMP}}$  exceeds 2.4 V, the maximum voltage of the cathode of D2 is clamped at this voltage. Therefore, the peak value of the current of the SenseFET is limited.

#### 3.3 Leading Edge Blanking (LEB)

At the instant the internal SenseFET is turned on; primary-side capacitance and secondary-side rectifier diode reverse recovery of flyback application, the freewheeling diode reverse recovery, and other parasitic capacitance of buck application typically cause a high-current spike through the SenseFET. Excessive voltage across the sensing resistor (R<sub>SENSE</sub>) leads to incorrect feedback operation in the current-mode control. To counter this effect, the FSL306LR have Leading-Edge Blanking (LEB) circuits (see Figure 19). This circuit inhibits the PWM comparator for a short time (t<sub>LEB</sub>) after the SenseFET is turned on.

#### 4. Protection Circuits

The protective functions include Overload Protection (OLP), Over-Voltage Protection (OVP), Under-Voltage Lockout (UVLO), Feedback Open Loop Protection (FB OLP), Abnormal Over-Current Protection (AOCP), and Thermal Shutdown (TSD). All of the protections operate in Auto-Restart Mode. Since these protection circuits are fully integrated inside the IC without external components, reliability is improved without increasing cost and PCB space. If a fault condition occurs, switching is terminated and the SenseFET remains off. At the same time, internal protection timing control is activated to decrease power consumption and stress on passive and active components during Auto-Restart. When internal protection timing control is activated, V<sub>CC</sub> is regulated with 10 V through the internal high-voltage regulator until switching is terminated. This internal protection timing control continues until restart time (650 ms) is counted. After counting to 650 ms, the internal high-voltage regulator is disabled and V<sub>CC</sub> is decreased. When V<sub>CC</sub> reaches the UVLO stop voltage V<sub>STOP</sub> (7 V), the protection is reset and the internal highvoltage current source charges the V<sub>CC</sub> capacitor via the drain pin again. When V<sub>CC</sub> reaches the UVLO start voltage, V<sub>START</sub> (8 V), the FSL306LR resumes normal operation. In this manner, Auto-Restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated.

#### 4.1 Overload Protection (OLP)

Overload is defined as the load current exceeding a preset level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS. However, even when the SMPS operates normally, the OLP circuit can be enabled during the load transition or startup. To avoid this undesired operation, an internal fixed delay (40 ms) circuit determines whether it is a transient situation or a true overload situation (see Figure 21). The current-mode feedback path limits the maximum power current and, when the output consumes more than this maximum power, the output voltage ( $V_O$ ) decreases below its rated voltage. This reduces feedback pin voltage, which increases the output current of the internal transconductance amplifier. Eventually  $V_{COMP}$  is increased. When  $V_{COMP}$ 

reaches 3 V, the internal fixed OLP delay (40 ms) is activated. After this delay, the switching operation is terminated, as shown in Figure 22.




Figure 21. Overload Protection Internal Circuit




Figure 22. Overload Protection (OLP) Waveform

#### 1.2 Abnormal Over-Current Protection (AOCP)

When output is shorted at high input voltage, much higher drain current peak than pulse-by-pulse current limit can flow through the SenseFET because turn on time is the same as the minimum turn-on time of FSL306LR. Even OLP is occasionally not enough to protect the FSL306LR in that abnormal case, since severe current stress is imposed on the SenseFET until OLP is triggered. FSL306LR includes the internal Abnormal Over-Current Protection (AOCP) circuit shown in Figure 23. The voltage across the R<sub>SENSE</sub> is compared with a preset AOCP level (VAOCP) after tLEB and, if the voltage across the  $R_{\text{SENSE}}$  is greater than the AOCP level, the set signal is triggered after four switching times by an internal 2-bit counter, shutting down the SMPS, as shown in Figure 24. This LEB time can inhibit mis-triggering due to the leading-edge spike.




Figure 23. AOCP Circuit




Figure 24. AOCP Waveform

#### 4.3 Thermal Shutdown (TSD)

The SenseFET and control IC integrated on the same package makes it easier to detect the temperature of the SenseFET. When the junction temperature exceeds 135°C, thermal shutdown is activated. The FSL306LR are restarted after the temperature decreases to 60°C.

#### **Over-Voltage Protection (OVP)**

If any feedback loop components fail due to a soldering defect,  $V_{\text{COMP}}$  climbs up in manner similar to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the OLP is triggered. In this case, excessive energy is provided to the output and the output voltage may exceed the rated voltage before the OLP is activated. To prevent this situation, an Over-Voltage Protection (OVP) circuit is employed. In general, output voltage can be monitored through  $V_{\text{CC}}$ and, when V<sub>CC</sub> exceeds 24.5 V, OVP is triggered, resulting in termination of switching operation. To avoid undesired activation of OVP during normal operation, V<sub>CC</sub> should be designed below 24.5 V (see Figure 25).




Figure 25. Over Voltage Protection Circuit

#### Feedback Open Loop Protection (FB\_OLP)

In the event of a feedback loop failure, especially a shorted lower-side resistor of the feedback pin; not only does V<sub>COMP</sub> rise in a similar manner to the overload situation, but V<sub>FB</sub> starts to drop to IC ground level. Although OLP and OVP also can protect the SMPS in this situation. FB OLP can reduce stress on SenseFET more. If there is no FB OLP, output voltage is much higher than rated voltage before OLP or OVP trigger. When V<sub>FB</sub> drops below 0.5 V, FB\_OLP is activated, switching off. To avoid undesired activation during startup, this function is disabled during soft-start time.





Figure 26. Feedback Open-loop Protection Circuit

#### 5. Soft-Start

The internal soft-start circuit slowly increases the SenseFET current after it starts. The typical soft-start time is 10 ms, as shown in Figure 27, where progressive increments of the SenseFET current are allowed during startup. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is gradually increased to smoothly establish the required output voltage. Soft-start also helps to prevent transformer saturation and reduces stress on the secondary diode.



#### 6. Burst Mode Operation

To minimize power dissipation in Standby Mode, the FSL306LR enters Burst Mode. As the load decreases, the comp voltage (V<sub>COMP</sub>) decreases. As shown in Figure 28, the device automatically enters Burst Mode when the feedback voltage drops below V<sub>BURL</sub>. At this point, switching stops and the output voltages start to drop at a rate dependent on the standby current load. This causes V<sub>COMP</sub> to rise. Once it passes V<sub>BURH</sub>, switching resumes. V<sub>COMP</sub> then falls and the process repeats. Burst Mode alternately enables and disables switching of the SenseFET and reduces switching loss in Standby Mode.





Figure 28. Burst Mode Operation

## 7. Green Mode Operation

As output load condition is reduced, the switching loss becomes the largest power loss factor. FSL306LR uses the  $V_{\text{COMP}}$  pin voltage to monitor output load condition. As output load decreases,  $V_{\text{COMP}}$  decreases and switching frequency declines, as shown in Figure 29. Once  $V_{\text{COMP}}$  falls to 0.8 V, the switching frequency varies between 21 kHz and 23 kHz before Burst Mode operation. At Burst Mode operation, random frequency fluctuation still functions.



## 8. Adjusting Current Limit

As shown in Figure 30, a combined 46 k $\Omega$  internal resistance (3R + R) is connected to the inverting lead on the PWM comparator. An external resistance of Rx on the I<sub>LIMIT</sub> pin forms a parallel resistance with the 46 k $\Omega$  when the internal diodes are biased by the main current source of 50  $\mu$ A. For example, FSL306LR have a typical SenseFET peak current limit of 0.45 A. Current limit can be adjusted to 0.3 A by inserting R<sub>X</sub> between the I<sub>LIMIT</sub> pin and the ground. The value of the R<sub>X</sub> can be estimated by the following equation:

$$0.45 \text{ A} : 0.3 \text{ A} = (46 \text{ k}\Omega + \text{R}_X) : \text{R}_X$$
 (1)




Figure 30. Current Limit Adjustment

## **Typical Application Circuit**

Application	Input Voltage	Rated Output	Rated Power
Auxilary Power	er 12 V (150 mA)		2.05 W
Power Supply	85 ~ 300 V <sub>AC</sub>	5 V (50 mA)	2.05 W

## **Key Design Notes:**

- Small current rating inductors (L1 & L2), an SMD-type resistor (R1), and an additional AC rectifying diode (D2) are placed for good EMI performance.
- External bias circuitry, a SMD-type resistor (R2), and a small-signal diode (D5) reduce power loss of the internal high-voltage regulator.





Figure 31. Schematic

#### Table 1. Bill of Materials

	able 1. Bill of Materials							
Part	Value	Note	Part	Value	Note			
	F	use			Diode			
F1	F1 10 W 1 W, Fusible Resistor			0414	1 A / 1000 V General-Purpose Rectifier			
	Res	sistor	D1	S1M	Fairchild Semiconductor			
R1	3.3 kΩ	SMD 0805, 5%	D2	S1M	1 A / 1000 V General-Purpose Rectifier			
R2	10 Ω	SMD 0805, 5%	D2	51101	Fairchild Semiconductor			
R3	20 kΩ	SMD 0805, 1%	D3	ES1J	1 A / 600 V Ultra-Fast Recovery Rectifier			
R4	5.1 kΩ	SMD 0805, 1%	טט	E913	Fairchild Semiconductor			
R5	220 kΩ SMD 0805, 5%			5041	1 A / 600 V Ultra-Fast Recovery Rectifier			
Capacitor			D4	ES1J	Fairchild Semiconductor			
C1	4.7 μF / 400 V	Electrolytic	D5	1N4148	High Conductance Fast Diode			
C2	6.8 μF / 400 V	Electrolytic	DS		Fairchild Semiconductor			
C3	100 μF / 25 V	Electrolytic		Inductor				
C4	47 μF / 25 V	Electrolytic	L1	470 µH	SYNTON			
C5	2.2 µF	SMD 0805	L2	470 µH	SYNTON			
C6	1 μF	SMD 0805	1.0	C00	PKS-0807-681K			
C7	10 nF	SMD 0805	L3	680 µH	3L Electronic			
C8	220 nF	SMD 0805	0805					
С9	330 pF SMD 0805		U1	FSL306LRN / FSL306LRL	Fairchild Semiconductor			
			- U2	KA78L05AIMTF	0.1 A / 5 V Positive Voltage Regulator			
			02	NA/OLUSAINTE	Fairchild Semiconductor			

## **Physical Dimensions**



- A. REFERENCE JEDEC MS-001, VARIATION BA EXCEPT FOR NUMBER OF LEADS.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
- E. DRAWING FILE NAME: MKT-NA07Drev1




Figure 32. 7-Lead, Molded Dual Inline Package (MDIP), JEDEC MS-001, .300 inch Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.

## Physical Dimensions (continued)




Figure 33. 7-Lead, .300" Wide, Surface Mount Package (LSOP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AX-CAP® BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT\*\* CTI TM

Current Transfer Logic™ DEUXPEED<sup>6</sup> Dual Cool™ EcoSPARK® EfficientMax™ **ESBC™** 

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT<sup>®</sup> FAST® FastvCore™ FETBench™

F-PFST Global Power Resource<sup>s</sup> GreenBridge™ Green FPS™

Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX™ ISOPLANAR™

Making Small Speakers Sound Louder

and Better™ MegaBuck™ MICROCOUPLER™ MicroFET\*\* MicroPak™ MicroPak2™ MillerDrive™ MotionMa×™ mWSaver<sup>®</sup> OptoHiT™ OPTOLOGIC® OPTOPLANAR®

PowerTrench® PowerXS™

Programmable Active Droop™

**QFET** QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™

SMART START™

Solutions for Your Success™ SPM<sup>0</sup>

STEALTH™ SuperFET® SuperSOT™3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™

SYSTEM GENERAL®

TinyBoost<sup>®</sup> TinyBuck<sup>®</sup> TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO\*\* TinyPower™ TinyPV/M™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®\* μSerDes™

UHC Ultra FRFET™ UniFET™ VCXTM VisualMax™ VoltagePlus™ XSTM 仙童™

#### DISCLAIMER

**FPSTM** 

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN: FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are 2. A critical component in any component of a life support, device, or intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
  - system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Serriconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildserni.com, under Sales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Product's customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Datasheet Identification	Product Status	Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			

Rev. 168

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor