



**256K x 18  
3.3V Synchronous ZBT SRAM  
3.3V I/O, Burst Counter  
Pipelined Outputs**

**IDT71V3548**

## Features

- ◆ 256K x 18 memory configurations
- ◆ Supports high performance system speed - 133 MHz (4.2 ns Clock-to-Data Access)
- ◆ ZBT™ Feature - No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control **OE**
- ◆ Single **R/W** (READ/WRITE) control pin
- ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- ◆ 4-word burst capability (interleaved or linear)
- ◆ Individual byte write (**BW1** - **BW4**) control (May tie active)
- ◆ Three chip enables for simple depth expansion
- ◆ 3.3V power supply ( $\pm 5\%$ )
- ◆ 3.3V I/O Supply (**VDDO**)
- ◆ Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)

## Description

The IDT71V3548 are 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAMs. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one

clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71V3548 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (**CEN**) pin allows operation of the IDT71V3548 to be suspended as long as necessary. All synchronous inputs are ignored when (**CEN**) is high and the internal device registers will hold their previous values.

There are three chip enable pins (**CE1**, **CE2**, **CE2**) that allow the user to deselect the device when desired. If any one of these three are not asserted when **ADV/LD** is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write is initiated.

The IDT71V3548 has an on-chip burst counter. In the burst mode, the IDT71V3548 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the **LBO** input pin. The **LBO** pin selects between linear and interleaved burst sequence. The **ADV/LD** signal is used to load a new external address (**ADV/LD** = LOW) or increment the internal burst counter (**ADV/LD** = HIGH).

The IDT71V3548 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin plastic thin quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

## Pin Description Summary

|   |  |        |              |
|---|--|--------|--------------|
| <b>A0-A17</b>                                     | Address Inputs                           | Input  | Synchronous  |
| <b>CE1</b> , <b>CE2</b> , <b>CE2</b>              | Chip Enables                             | Input  | Synchronous  |
| <b>OE</b>   | Output Enable                            | Input  | Asynchronous |
| <b>R/W</b>  | Read/Write Signal                        | Input  | Synchronous  |
| <b>CEN</b>  | Clock Enable                             | Input  | Synchronous  |
| <b>BW1</b> , <b>BW2</b> , <b>BW3</b> , <b>BW4</b> | Individual Byte Write Selects            | Input  | Synchronous  |
| <b>CLK</b>  | Clock                                    | Input  | N/A          |
| <b>ADV/LD</b>                                     | Advance burst address / Load new address | Input  | Synchronous  |
| <b>LBO</b>  | Linear / Interleaved Burst Order         | Input  | Static       |
| <b>I/O0-I/O15</b> , <b>I/O16-I/O22</b>            | Data Input / Output                      | I/O    | Synchronous  |
| <b>VDD</b> , <b>VDDO</b>                          | Core Power, I/O Power                    | Supply | Static       |
| <b>Vss</b>  | Ground                                   | Supply | Static       |

5296 lbi 01


**Pin Definition<sup>(1)</sup>**

| Symbol  | Pin Function                  | I/O | Active | Description  |
|---|-------------------------------|-----|--------|--|
| A <sub>0</sub> -A <sub>17</sub>   | Address Inputs                | I   | N/A    | Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, <u>CEN</u> low, and true chip enables.   |
| ADV/LD  | Advance / Load                | I   | N/A    | ADV/LD is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/LD is low with the chip deselected, any burst in progress is terminated. When ADV/LD is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/LD is sampled high.  |
| R/W   | Read / Write                  | I   | N/A    | R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.  |
| <u>CEN</u>  | Clock Enable                  | I   | LOW    | Synchronous Clock Enable Input. When <u>CEN</u> is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of <u>CEN</u> sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, <u>CEN</u> must be sampled low at rising edge of clock.  |
| <u>BW<sub>1</sub>-BW<sub>4</sub></u>                                      | Individual Byte Write Enables | I   | LOW    | Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV/LD are sampled low) the appropriate byte write signal ( <u>BW<sub>1</sub>-BW<sub>4</sub></u> ) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device two cycles later. <u>BW<sub>1</sub>-BW<sub>4</sub></u> can all be tied low if always doing write to the entire 36-bit word. |
| <u>CE<sub>1</sub></u> , <u>CE<sub>2</sub></u>                             | Chip Enables                  | I   | LOW    | Synchronous active low chip enable. <u>CE<sub>1</sub></u> and <u>CE<sub>2</sub></u> are used with CE <sub>2</sub> to enable the IDT71V3548. ( <u>CE<sub>1</sub></u> or <u>CE<sub>2</sub></u> sampled high or CE <sub>2</sub> sampled low) and ADV/LD low at the rising edge of clock, initiates a deselect cycle. The ZBT™ has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.   |
| CE <sub>2</sub>   | Chip Enable                   | I   | HIGH   | Synchronous active high chip enable. CE <sub>2</sub> is used with <u>CE<sub>1</sub></u> and <u>CE<sub>2</sub></u> to enable the chip. CE <sub>2</sub> has inverted polarity but otherwise identical to <u>CE<sub>1</sub></u> and <u>CE<sub>2</sub></u> .   |
| CLK   | Clock                         | I   | N/A    | This is the clock input to the IDT71V3548. Except for <u>OE</u> , all timing references for the device are made with respect to the rising edge of CLK.  |
| I/O <sub>0</sub> -I/O <sub>31</sub><br>I/O <sub>1</sub> -I/O <sub>4</sub> | Data Input/Output             | I/O | N/A    | Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.  |
| <u>LBO</u>  | Linear Burst Order            | I   | LOW    | Burst order selection input. When <u>LBO</u> is high the Interleaved burst sequence is selected. When <u>LBO</u> is low the Linear burst sequence is selected. <u>LBO</u> is a static input and it must not change during device operation.  |
| <u>OE</u>   | Output Enable                 | I   | LOW    | Asynchronous output enable. <u>OE</u> must be low to read data from the 71V3548. When <u>OE</u> is high the I/O pins are in a high-impedance state. <u>OE</u> does not need to be actively controlled for read and write cycles. In normal operation, <u>OE</u> can be tied low.   |
| V <sub>DD</sub>   | Power Supply                  | N/A | N/A    | 3.3V core power supply.  |
| V <sub>DDO</sub>  | Power Supply                  | N/A | N/A    | 3.3V I/O Supply.   |
| V <sub>SS</sub>   | Ground                        | N/A | N/A    | Ground.  |

## NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

## Functional Block Diagram



## Recommended DC Operating Conditions

| Symbol    | Parameter                   | Min.               | Typ. | Max.                          | Unit |
|-----------|-----------------------------|--------------------|------|-------------------------------|------|
| $V_{DD}$  | Core Supply Voltage         | 3.135              | 3.3  | 3.465                         | V    |
| $V_{DDQ}$ | I/O Supply Voltage          | 3.135              | 3.3  | 3.465                         | V    |
| $V_{SS}$  | Supply Voltage              | 0                  | 0    | 0                             | V    |
| $V_{IH}$  | Input High Voltage - Inputs | 2.0                | —    | $V_{DD} + 0.3$                | V    |
| $V_{IH}$  | Input High Voltage - I/O    | 2.0                | —    | $V_{DDQ} + 0.3$ <sup>2)</sup> | V    |
| $V_{IL}$  | Input Low Voltage           | -0.3 <sup>1)</sup> | —    | 0.8                           | V    |

NOTES:

1.  $V_{IL}$  (min.) = -1.0V for pulse width less than  $t_{cyc}/2$ , once per cycle.
2.  $V_{IH}$  (max.) = +6.0V for pulse width less than  $t_{cyc}/2$ , once per cycle.

## Recommended Operating Temperature and Supply Voltage


| Grade      | Temperature <sup>(1)</sup> | $V_{SS}$ | $V_{DD}$       | $V_{DDQ}$      |
|------------|----------------------------|----------|----------------|----------------|
| Commercial | 0°C to +70°C               | 0V       | $3.3V \pm 5\%$ | $3.3V \pm 5\%$ |
| Industrial | -40°C to +85°C             | 0V       | $3.3V \pm 5\%$ | $3.3V \pm 5\%$ |

5296 tbl 05

NOTES:

1.  $T_A$  is the "instant on" case temperature.

## Pin Configuration - 256K x 18



## Top View 100 TQFP

### NOTES:

1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is  $\geq V_{IH}$ .
2. Pins 83 and 84 are reserved for future 8M and 16M respectively.
3. DNU = Do not use; Pins 38, 39, 42, and 43 are reserved for respective JTAG Pins: TMS, TDI, TDO and TCK on future revisions. Within this current version, these pins are not connected.
4. Pin 64 does not have to be connected directly to VSS as long as the input voltage is  $\leq V_{IL}$ . On future revisions pin 64 will be used for ZZ (sleep mode).

## 100 Pin TQFP Capacitance<sup>(1)</sup>

(TA = +25° C, f = 1.0MHz)

| Symbol          | Parameter <sup>(1)</sup> | Conditions             | Max. | Unit |
|-----------------|--------------------------|------------------------|------|------|
| C <sub>IN</sub> | Input Capacitance        | V <sub>IN</sub> = 3dV  | 5    | pF   |
| C <sub>IO</sub> | I/O Capacitance          | V <sub>OUT</sub> = 3dV | 7    | pF   |

5296tbl 07

## 165 fBGA Capacitance<sup>(1)</sup>

(TA = +25° C, f = 1.0MHz)

| Symbol          | Parameter <sup>(1)</sup> | Conditions             | Max. | Unit |
|-----------------|--------------------------|------------------------|------|------|
| C <sub>IN</sub> | Input Capacitance        | V <sub>IN</sub> = 3dV  | TBD  | pF   |
| C <sub>IO</sub> | I/O Capacitance          | V <sub>OUT</sub> = 3dV | TBD  | pF   |

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

## Absolute Maximum Ratings (1)

| Symbol                             | Rating                               | Commercial & Industrial Values | Unit |
|------------------------------------|--------------------------------------|--------------------------------|------|
| V <sub>TERM</sub> <sup>(2)</sup>   | Terminal Voltage with Respect to GND | -0.5 to +4.6                   | V    |
| V <sub>TERM</sub> <sup>(3,6)</sup> | Terminal Voltage with Respect to GND | -0.5 to V <sub>DD</sub>        | V    |
| V <sub>TERM</sub> <sup>(4,6)</sup> | Terminal Voltage with Respect to GND | -0.5 to V <sub>DD</sub> + 0.5  | V    |
| V <sub>TERM</sub> <sup>(5,6)</sup> | Terminal Voltage with Respect to GND | -0.5 to V <sub>DDQ</sub> + 0.5 | V    |
| TA <sup>(7)</sup>                  | Commercial Operating Temperature     | -0 to +70                      | °C   |
|                                    | Industrial Operating Temperature     | -40 to +85                     | °C   |
| T <sub>BIAS</sub>                  | Temperature Under Bias               | -55 to +125                    | °C   |
| T <sub>STG</sub>                   | Storage Temperature                  | -55 to +125                    | °C   |
| P <sub>T</sub>                     | Power Dissipation                    | 2.0                            | W    |
| I <sub>OUT</sub>                   | DC Output Current                    | 50                             | mA   |

5296tbl 06

### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V<sub>DD</sub> terminals only.
3. V<sub>DDQ</sub> terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V<sub>DDQ</sub> during power supply ramp up.
7. TA is the "instant on" case temperature.

## 119 BGA Capacitance<sup>(1)</sup>

(TA = +25° C, f = 1.0MHz)

| Symbol          | Parameter <sup>(1)</sup> | Conditions             | Max. | Unit |
|-----------------|--------------------------|------------------------|------|------|
| C <sub>IN</sub> | Input Capacitance        | V <sub>IN</sub> = 3dV  | 7    | pF   |
| C <sub>IO</sub> | I/O Capacitance          | V <sub>OUT</sub> = 3dV | 7    | pF   |

5296tbl 07a

## Pin Configuration - 256K x 18, 119 BGA

|   | 1     | 2                  | 3                  | 4                  | 5                  | 6                  | 7                 |
|---|-------|--------------------|--------------------|--------------------|--------------------|--------------------|-------------------|
| A | VDDQ  | A6                 | A4                 | NC(2)              | A8                 | A16                | VDDQ              |
| B | NC    | CE2                | A3                 | ADV/LD             | A9                 | CE2                | NC                |
| C | NC    | A7                 | A2                 | VDD                | A13                | A17                | NC                |
| D | I/O8  | NC                 | VSS                | NC                 | VSS                | I/O7               | NC                |
| E | NC    | I/O9               | VSS                | CE1                | VSS                | NC                 | I/O6              |
| F | VDDQ  | NC                 | VSS                | OE                 | VSS                | I/O5               | VDDQ              |
| G | NC    | I/O10              | BW2                | NC(2)              | VSS                | NC                 | I/O4              |
| H | I/O11 | NC                 | VSS                | R/W                | VSS                | I/O3               | NC                |
| J | VDDQ  | VDD                | VDD(1)             | VDD                | VDD(1)             | VDD                | VDDQ              |
| K | NC    | I/O12              | VSS                | CLK                | VSS                | NC                 | I/O2              |
| L | I/O13 | NC                 | VSS                | NC                 | BW1                | I/O1               | NC                |
| M | VDDQ  | I/O14              | VSS                | CEN                | VSS                | NC                 | VDDQ              |
| N | I/O15 | NC                 | VSS                | A1                 | VSS                | I/O0               | NC                |
| P | NC    | I/O <sup>2</sup>   | VSS                | A0                 | VSS                | NC                 | I/O <sup>1</sup>  |
| R | NC    | A5                 | LBO                | VDD                | VDD(1)             | A12                | NC                |
| T | NC    | A10                | A15                | NC                 | A14                | A11                | NC <sup>(4)</sup> |
| U | VDDQ  | DNU <sup>(3)</sup> | VDDQ              |

5296 drw 13

## Top View

### NOTES:

1. J3, J5, and R5 do not have to be directly connected to Vdd as long as the input voltage is  $\geq V_{IH}$ .
2. G4 and A4 are reserved for future 8M and 16M respectively.
3. DNU = Do not use; Pins U2, U3, U4, U5, and U6 are reserved for respective JTAG pins: TMS, TDI, TCK, TDO and TRST on future revisions. Within this current version, these pins are not connected.
4. On future revisions T7 will be used for ZZ (sleep mode).

## Pin Configuration - 256K x 18, 165 fBGA

|   | 1                  | 2                  | 3                 | 4                 | 5                  | 6                 | 7                  | 8               | 9                 | 10   | 11                |
|---|--------------------|--------------------|-------------------|-------------------|--------------------|-------------------|--------------------|-----------------|-------------------|------|-------------------|
| A | NC <sup>(2)</sup>  | A7                 | $\overline{CE}_1$ | $\overline{BW}_2$ | NC                 | $\overline{CE}_2$ | $\overline{CEN}$   | ADV/LD          | NC <sup>(2)</sup> | A8   | A10               |
| B | NC                 | A6                 | CE2               | NC                | $\overline{BW}_1$  | CLK               | $\overline{RW}$    | $\overline{OE}$ | NC <sup>(2)</sup> | A9   | NC <sup>(2)</sup> |
| C | NC                 | NC                 | VDDQ              | VSS               | VSS                | VSS               | VSS                | VDDQ            | NC                | I/O1 |                   |
| D | NC                 | I/O8               | VDDQ              | VDD               | VSS                | VSS               | VSS                | VDDQ            | NC                | I/O7 |                   |
| E | NC                 | I/O9               | VDDQ              | VDD               | VSS                | VSS               | VDD                | VDDQ            | NC                | I/O6 |                   |
| F | NC                 | I/O10              | VDDQ              | VDD               | VSS                | VSS               | VSS                | VDDQ            | NC                | I/O5 |                   |
| G | NC                 | I/O11              | VDDQ              | VDD               | VSS                | VSS               | VSS                | VDDQ            | NC                | I/O4 |                   |
| H | VDD <sup>(1)</sup> | VDD <sup>(1)</sup> | NC                | VDD               | VSS                | VSS               | VSS                | VDD             | NC                | NC   | NC <sup>(4)</sup> |
| J | I/O12              | NC                 | VDDQ              | VDD               | VSS                | VSS               | VSS                | VDD             | VDDQ              | I/O3 | NC                |
| K | I/O13              | NC                 | VDDQ              | VDD               | VSS                | VSS               | VSS                | VDD             | VDDQ              | I/O2 | NC                |
| L | I/O14              | NC                 | VDDQ              | VDD               | VSS                | VSS               | VSS                | VDD             | VDDQ              | I/O1 | NC                |
| M | I/O15              | NC                 | VDDQ              | VDD               | VSS                | VSS               | VSS                | VDD             | VDDQ              | I/O0 | NC                |
| N | I/O2               | NC                 | VDDQ              | VSS               | DNU <sup>(3)</sup> | NC                | VDD <sup>(1)</sup> | VSS             | VDDQ              | NC   | NC                |
| P | NC                 | NC <sup>(2)</sup>  | A5                | A2                | DNU <sup>(3)</sup> | A1                | DNU <sup>(3)</sup> | A11             | A14               | A15  | NC                |
| R | $\overline{LBO}$   | NC <sup>(2)</sup>  | A4                | A3                | DNU <sup>(3)</sup> | A0                | DNU <sup>(3)</sup> | A12             | A13               | A16  | A17               |

5296tbl25

### NOTES:

1. H1, H2, and N7 do not have to be directly connected to Vdd as long as the input voltage is  $\geq V_{IH}$ .
2. A9, B9, B11, A1, R2 and P2 are reserved for future 9M, 18M, 36M, 72M, 144M, and 288M respectively respectively.
3. DNU = Do not use; Pins P5, P7, R5, R7 and N5 are reserved for respective JTAG pins: TDI, TDO, TMS, TCK and  $\overline{TRST}$  on future revisions. Within this current version, these pins are not connected.
4. On future revisions H11 will be used for ZZ (sleep mode).

## Synchronous Truth Table (1)

| $\overline{CEN}$ | $\overline{R/W}$ | Chip <sup>(5)</sup><br>Enable | $\overline{ADV/LD}$ | $\overline{BWx}$ | ADDRESS<br>USED | PREVIOUS CYCLE              | CURRENT CYCLE   | I/O<br>(2 cycles later) |
|------------------|------------------|-------------------------------|---------------------|------------------|-----------------|-----------------------------|---|-------------------------|
| L                | L                | Select                        | L                   | Valid            | External        | X                           | LOAD WRITE  | D <sup>(7)</sup>        |
| L                | H                | Select                        | L                   | X                | External        | X                           | LOAD READ   | Q <sup>(7)</sup>        |
| L                | X                | X                             | H                   | Valid            | Internal        | LOAD WRITE /<br>BURST WRITE | BURST WRITE<br>(Advance burst counter) <sup>(2)</sup> | D <sup>(7)</sup>        |
| L                | X                | X                             | H                   | X                | Internal        | LOAD READ /<br>BURST READ   | BURST READ<br>(Advance burst counter) <sup>(2)</sup>  | Q <sup>(7)</sup>        |
| L                | X                | Deselect                      | L                   | X                | X               | X                           | DESELECT or STOP <sup>(3)</sup>                       | HiZ                     |
| L                | X                | X                             | H                   | X                | X               | DESELECT / NOOP             | NOOP  | HiZ                     |
| H                | X                | X                             | X                   | X                | X               | X                           | SUSPEND <sup>(4)</sup>                                | Previous Value          |

5296 Ibl 08

### NOTES:

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. When  $ADV/LD$  signal is sampled high, the internal burst counter is incremented. The  $R/W$  signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the  $R/W$  signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when either ( $\overline{CE}_1$ , or  $\overline{CE}_2$  is sampled high or  $CE_2$  is sampled low) and  $ADV/LD$  is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
4. When  $\overline{CEN}$  is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
5. To select the chip requires  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$ ,  $CE_2 = H$  on these chip enables. Chip is deselected if any one of the chip enables is false.
6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
7. Q - Data read from the device, D - data written to the device.

## Partial Truth Table for Writes (1)

| OPERATION                                      | $\overline{R/W}$ | $\overline{BW}_1$ | $\overline{BW}_2$ | $\overline{BW}_3^{(3)}$ | $\overline{BW}_4^{(3)}$ |
|--|------------------|-------------------|-------------------|-------------------------|-------------------------|
| READ   | H                | X                 | X                 | X                       | X                       |
| WRITE ALL BYTES                                | L                | L                 | L                 | L                       | L                       |
| WRITE BYTE 1 (I/O[0:7], I/OP1) <sup>(2)</sup>  | L                | L                 | H                 | H                       | H                       |
| WRITE BYTE 2 (I/O[8:15], I/OP2) <sup>(2)</sup> | L                | H                 | L                 | H                       | H                       |
| NO WRITE                                       | L                | H                 | H                 | H                       | H                       |

5296 Ibl 09

### NOTES:

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. Multiple bytes may be selected during the same cycle.
3. N/A for X18 configuration.

## Interleaved Burst Sequence Table (LBO=VDD)

|                               | Sequence 1 |    | Sequence 2 |    | Sequence 3 |    | Sequence 4 |    |
|-------------------------------|------------|----|------------|----|------------|----|------------|----|
|                               | A1         | A0 | A1         | A0 | A1         | A0 | A1         | A0 |
| First Address                 | 0          | 0  | 0          | 1  | 1          | 0  | 1          | 1  |
| Second Address                | 0          | 1  | 0          | 0  | 1          | 1  | 1          | 0  |
| Third Address                 | 1          | 0  | 1          | 1  | 0          | 0  | 0          | 1  |
| Fourth Address <sup>(1)</sup> | 1          | 1  | 1          | 0  | 0          | 1  | 0          | 0  |

5296 tbl 10

NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

## Linear Burst Sequence Table (LBO=Vss)


|                               | Sequence 1 |    | Sequence 2 |    | Sequence 3 |    | Sequence 4 |    |
|-------------------------------|------------|----|------------|----|------------|----|------------|----|
|                               | A1         | A0 | A1         | A0 | A1         | A0 | A1         | A0 |
| First Address                 | 0          | 0  | 0          | 1  | 1          | 0  | 1          | 1  |
| Second Address                | 0          | 1  | 1          | 0  | 1          | 1  | 0          | 0  |
| Third Address                 | 1          | 0  | 1          | 1  | 0          | 0  | 0          | 1  |
| Fourth Address <sup>(1)</sup> | 1          | 1  | 0          | 0  | 0          | 1  | 1          | 0  |

5296 tbl 11

NOTE:

- Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

## Functional Timing Diagram (1)



5296 drw 03

NOTES:

- This assumes  $\overline{CEN}$ ,  $\overline{CE_1}$ ,  $CE_2$ ,  $\overline{CE_2}$  are all true.
- All Address, Control and Data\_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data\_Out is valid after a clock-to-data delay from the rising edge of clock.

## Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles <sup>(2)</sup>

| Cycle | Address        | R/W | ADV/LD | $\overline{CE}^{(1)}$ | $\overline{CEN}$ | $\overline{BWx}$ | $\overline{OE}$ | I/O              | Comments         |
|-------|----------------|-----|--------|-----------------------|------------------|------------------|-----------------|------------------|------------------|
| n     | A <sub>0</sub> | H   | L      | L                     | L                | X                | X               | X                | Load read        |
| n+1   | X              | X   | H      | X                     | L                | X                | X               | X                | Burst read       |
| n+2   | A <sub>1</sub> | H   | L      | L                     | L                | X                | L               | Q <sub>0</sub>   | Load read        |
| n+3   | X              | X   | L      | H                     | L                | X                | L               | Q <sub>0+1</sub> | Deselect or STOP |
| n+4   | X              | X   | H      | X                     | L                | X                | L               | Q <sub>1</sub>   | NOOP             |
| n+5   | A <sub>2</sub> | H   | L      | L                     | L                | X                | X               | Z                | Load read        |
| n+6   | X              | X   | H      | X                     | L                | X                | X               | Z                | Burst read       |
| n+7   | X              | X   | L      | H                     | L                | X                | L               | Q <sub>2</sub>   | Deselect or STOP |
| n+8   | A <sub>3</sub> | L   | L      | L                     | L                | L                | L               | Q <sub>2+1</sub> | Load write       |
| n+9   | X              | X   | H      | X                     | L                | L                | X               | Z                | Burst write      |
| n+10  | A <sub>4</sub> | L   | L      | L                     | L                | L                | X               | D <sub>3</sub>   | Load write       |
| n+11  | X              | X   | L      | H                     | L                | X                | X               | D <sub>3+1</sub> | Deselect or STOP |
| n+12  | X              | X   | H      | X                     | L                | X                | X               | D <sub>4</sub>   | NOOP             |
| n+13  | A <sub>5</sub> | L   | L      | L                     | L                | L                | X               | Z                | Load write       |
| n+14  | A <sub>6</sub> | H   | L      | L                     | L                | X                | X               | Z                | Load read        |
| n+15  | A <sub>7</sub> | L   | L      | L                     | L                | L                | X               | D <sub>5</sub>   | Load write       |
| n+16  | X              | X   | H      | X                     | L                | L                | L               | Q <sub>6</sub>   | Burst write      |
| n+17  | A <sub>8</sub> | H   | L      | L                     | L                | X                | X               | D <sub>7</sub>   | Load read        |
| n+18  | X              | X   | H      | X                     | L                | X                | X               | D <sub>7+1</sub> | Burst read       |
| n+19  | A <sub>9</sub> | L   | L      | L                     | L                | L                | L               | Q <sub>8</sub>   | Load write       |

5296 tbl 12

NOTES:  
1.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .  
2. H = High; L = Low; X = Don't Care; Z = High Impedance.

## Read Operation <sup>(1)</sup>

| Cycle | Address        | R/W | ADV/LD | $\overline{CE}^{(2)}$ | $\overline{CEN}$ | $\overline{BWx}$ | $\overline{OE}$ | I/O            | Comments                                    |
|-------|----------------|-----|--------|-----------------------|------------------|------------------|-----------------|----------------|---|
| n     | A <sub>0</sub> | H   | L      | L                     | L                | X                | X               | X              | Address and Control meet setup              |
| n+1   | X              | X   | X      | X                     | L                | X                | X               | X              | Clock Setup Valid                           |
| n+2   | X              | X   | X      | X                     | X                | X                | L               | Q <sub>0</sub> | Contents of Address A <sub>0</sub> Read Out |

5296 tbl 13

NOTES:  
1. H = High; L = Low; X = Don't Care; Z = High Impedance.  
2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

**Burst Read Operation (1)**

| Cycle | Address        | R/W | ADV/LD | CE <sup>(2)</sup> | CEN | BWx | OE | I/O              | Comments   |
|-------|----------------|-----|--------|-------------------|-----|-----|----|------------------|--|
| n     | A <sub>0</sub> | H   | L      | L                 | L   | X   | X  | X                | Address and Control meet setup                         |
| n+1   | X              | X   | H      | X                 | L   | X   | X  | X                | Clock Setup Valid, Advance Counter                     |
| n+2   | X              | X   | H      | X                 | L   | X   | L  | Q <sub>0</sub>   | Address A <sub>0</sub> Read Out, Inc. Count            |
| n+3   | X              | X   | H      | X                 | L   | X   | L  | Q <sub>0+1</sub> | Address A <sub>0+1</sub> Read Out, Inc. Count          |
| n+4   | X              | X   | H      | X                 | L   | X   | L  | Q <sub>0+2</sub> | Address A <sub>0+2</sub> Read Out, Inc. Count          |
| n+5   | A <sub>1</sub> | H   | L      | L                 | L   | X   | L  | Q <sub>0+3</sub> | Address A <sub>0+3</sub> Read Out, Load A <sub>1</sub> |
| n+6   | X              | X   | H      | X                 | L   | X   | L  | Q <sub>0</sub>   | Address A <sub>0</sub> Read Out, Inc. Count            |
| n+7   | X              | X   | H      | X                 | L   | X   | L  | Q <sub>1</sub>   | Address A <sub>1</sub> Read Out, Inc. Count            |
| n+8   | A <sub>2</sub> | H   | L      | L                 | L   | X   | L  | Q <sub>1+1</sub> | Address A <sub>1+1</sub> Read Out, Load A <sub>2</sub> |

5296 tbl 14

## NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance..
2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

**Write Operation (1)**

| Cycle | Address        | R/W | ADV/LD | CE <sup>(2)</sup> | CEN | BWx | OE | I/O            | Comments                        |
|-------|----------------|-----|--------|-------------------|-----|-----|----|----------------|---------------------------------|
| n     | A <sub>0</sub> | L   | L      | L                 | L   | L   | X  | X              | Address and Control meet setup  |
| n+1   | X              | X   | X      | X                 | L   | X   | X  | X              | Clock Setup Valid               |
| n+2   | X              | X   | X      | X                 | L   | X   | X  | D <sub>0</sub> | Write to Address A <sub>0</sub> |

5296 tbl 15

## NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

**Burst Write Operation (1)**

| Cycle | Address        | R/W | ADV/LD | CE <sup>(2)</sup> | CEN | BWx | OE | I/O              | Comments  |
|-------|----------------|-----|--------|-------------------|-----|-----|----|------------------|---|
| n     | A <sub>0</sub> | L   | L      | L                 | L   | L   | X  | X                | Address and Control meet setup                      |
| n+1   | X              | X   | H      | X                 | L   | L   | X  | X                | Clock Setup Valid, Inc. Count                       |
| n+2   | X              | X   | H      | X                 | L   | L   | X  | D <sub>0</sub>   | Address A <sub>0</sub> Write, Inc. Count            |
| n+3   | X              | X   | H      | X                 | L   | L   | X  | D <sub>0+1</sub> | Address A <sub>0+1</sub> Write, Inc. Count          |
| n+4   | X              | X   | H      | X                 | L   | L   | X  | D <sub>0+2</sub> | Address A <sub>0+2</sub> Write, Inc. Count          |
| n+5   | A <sub>1</sub> | L   | L      | L                 | L   | L   | X  | D <sub>0+3</sub> | Address A <sub>0+3</sub> Write, Load A <sub>1</sub> |
| n+6   | X              | X   | H      | X                 | L   | L   | X  | D <sub>0</sub>   | Address A <sub>0</sub> Write, Inc. Count            |
| n+7   | X              | X   | H      | X                 | L   | L   | X  | D <sub>1</sub>   | Address A <sub>1</sub> Write, Inc. Count            |
| n+8   | A <sub>2</sub> | L   | L      | L                 | L   | L   | X  | D <sub>1+1</sub> | Address A <sub>1+1</sub> Write, Load A <sub>2</sub> |

5296 tbl 16

## NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

## Read Operation with Clock Enable Used (1)

| Cycle | Address        | R/W | ADV/LD | CE <sup>(2)</sup> | CEN | BWx | OE | I/O            | Comments  |
|-------|----------------|-----|--------|-------------------|-----|-----|----|----------------|---|
| n     | A <sub>0</sub> | H   | L      | L                 | L   | X   | X  | X              | Address and Control meet setup                    |
| n+1   | X              | X   | X      | X                 | H   | X   | X  | X              | Clock n+1 Ignored                                 |
| n+2   | A <sub>1</sub> | H   | L      | L                 | L   | X   | X  | X              | Clock Valid                                       |
| n+3   | X              | X   | X      | X                 | H   | X   | L  | Q <sub>0</sub> | Clock Ignored. Data Q <sub>0</sub> is on the bus. |
| n+4   | X              | X   | X      | X                 | H   | X   | L  | Q <sub>0</sub> | Clock Ignored. Data Q <sub>0</sub> is on the bus. |
| n+5   | A <sub>2</sub> | H   | L      | L                 | L   | X   | L  | Q <sub>0</sub> | Address A <sub>0</sub> Read out (bus trans.)      |
| n+6   | A <sub>3</sub> | H   | L      | L                 | L   | X   | L  | Q <sub>1</sub> | Address A <sub>1</sub> Read out (bus trans.)      |
| n+7   | A <sub>4</sub> | H   | L      | L                 | L   | X   | L  | Q <sub>2</sub> | Address A <sub>2</sub> Read out (bus trans.)      |

5296 tbl 17

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. CE = L is defined as CE<sub>1</sub> = L, CE<sub>2</sub> = L and CE<sub>2</sub> = H. CE = H is defined as CE<sub>1</sub> = H, CE<sub>2</sub> = H or CE<sub>2</sub> = L.

## Write Operation with Clock Enable Used (1)

| Cycle | Address        | R/W | ADV/LD | CE <sup>(2)</sup> | CEN | BWx | OE | I/O            | Comments                        |
|-------|----------------|-----|--------|-------------------|-----|-----|----|----------------|---------------------------------|
| n     | A <sub>0</sub> | L   | L      | L                 | L   | L   | X  | X              | Address and Control meet setup. |
| n+1   | X              | X   | X      | X                 | H   | X   | X  | X              | Clock n+1 Ignored.              |
| n+2   | A <sub>1</sub> | L   | L      | L                 | L   | L   | X  | X              | Clock Valid.                    |
| n+3   | X              | X   | X      | X                 | H   | X   | X  | X              | Clock Ignored.                  |
| n+4   | X              | X   | X      | X                 | H   | X   | X  | X              | Clock Ignored.                  |
| n+5   | A <sub>2</sub> | L   | L      | L                 | L   | L   | X  | D <sub>0</sub> | Write Data D <sub>0</sub>       |
| n+6   | A <sub>3</sub> | L   | L      | L                 | L   | L   | X  | D <sub>1</sub> | Write Data D <sub>1</sub>       |
| n+7   | A <sub>4</sub> | L   | L      | L                 | L   | L   | X  | D <sub>2</sub> | Write Data D <sub>2</sub>       |

5296 tbl 18

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. CE = L is defined as CE<sub>1</sub> = L, CE<sub>2</sub> = L and CE<sub>2</sub> = H. CE = H is defined as CE<sub>1</sub> = H, CE<sub>2</sub> = H or CE<sub>2</sub> = L.

## Read Operation with CHIP Enable Used (1)

| Cycle | Address        | R/W | ADV/LD | CE <sup>(2)</sup> | CEN | BWx | OE | I/O <sup>(3)</sup> | Comments   |
|-------|----------------|-----|--------|-------------------|-----|-----|----|--------------------|--|
| n     | X              | X   | L      | H                 | L   | X   | X  | ?                  | Deselected.  |
| n+1   | X              | X   | L      | H                 | L   | X   | X  | ?                  | Deselected.  |
| n+2   | A <sub>0</sub> | H   | L      | L                 | L   | X   | X  | Z                  | Address and Control meet setup                         |
| n+3   | X              | X   | L      | H                 | L   | X   | X  | Z                  | Deselected or STOP.                                    |
| n+4   | A <sub>1</sub> | H   | L      | L                 | L   | X   | L  | Q <sub>0</sub>     | Address A <sub>0</sub> Read out. Load A <sub>1</sub> . |
| n+5   | X              | X   | L      | H                 | L   | X   | X  | Z                  | Deselected or STOP.                                    |
| n+6   | X              | X   | L      | H                 | L   | X   | L  | Q <sub>1</sub>     | Address A <sub>1</sub> Read out. Deselected.           |
| n+7   | A <sub>2</sub> | H   | L      | L                 | L   | X   | X  | Z                  | Address and control meet setup.                        |
| n+8   | X              | X   | L      | H                 | L   | X   | X  | Z                  | Deselected or STOP.                                    |
| n+9   | X              | X   | L      | H                 | L   | X   | L  | Q <sub>2</sub>     | Address A <sub>2</sub> Read out. Deselected.           |

5296 tbl 19

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and  $CE_2$  = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or  $CE_2$  = L.
3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

## Write Operation with Chip Enable Used (1)

| Cycle | Address        | R/W | ADV/LD | CE <sup>(2)</sup> | CEN | BWx | OE | I/O <sup>(3)</sup> | Comments   |
|-------|----------------|-----|--------|-------------------|-----|-----|----|--------------------|--|
| n     | X              | X   | L      | H                 | L   | X   | X  | ?                  | Deselected.  |
| n+1   | X              | X   | L      | H                 | L   | X   | X  | ?                  | Deselected.  |
| n+2   | A <sub>0</sub> | L   | L      | L                 | L   | L   | X  | Z                  | Address and Control meet setup                         |
| n+3   | X              | X   | L      | H                 | L   | X   | X  | Z                  | Deselected or STOP.                                    |
| n+4   | A <sub>1</sub> | L   | L      | L                 | L   | L   | X  | D <sub>0</sub>     | Address D <sub>0</sub> Write in. Load A <sub>1</sub> . |
| n+5   | X              | X   | L      | H                 | L   | X   | X  | Z                  | Deselected or STOP.                                    |
| n+6   | X              | X   | L      | H                 | L   | X   | X  | D <sub>1</sub>     | Address D <sub>1</sub> Write in. Deselected.           |
| n+7   | A <sub>2</sub> | L   | L      | L                 | L   | L   | X  | Z                  | Address and control meet setup.                        |
| n+8   | X              | X   | L      | H                 | L   | X   | X  | Z                  | Deselected or STOP.                                    |
| n+9   | X              | X   | L      | H                 | L   | X   | X  | D <sub>2</sub>     | Address D <sub>2</sub> Write in. Deselected.           |

5296 tbl 20

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and  $CE_2$  = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or  $CE_2$  = L.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V<sub>DD</sub> = 3.3V +/-5%)

| Symbol          | Parameter                                | Test Conditions   | Min. | Max. | Unit |
|-----------------|--|---|------|------|------|
| I <sub>U</sub>  | Input Leakage Current                    | V <sub>DD</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DD</sub> | —    | 5    | µA   |
| I <sub>U</sub>  | LBO Input Leakage Current <sup>(1)</sup> | V <sub>DD</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DD</sub> | —    | 30   | µA   |
| I <sub>OL</sub> | Output Leakage Current                   | V <sub>OUT</sub> = 0V to V <sub>DDQ</sub> , Device Deselected   | —    | 5    | µA   |
| V <sub>OL</sub> | Output Low Voltage                       | I <sub>OL</sub> = +8mA, V <sub>DD</sub> = Min.                  | —    | 0.4  | V    |
| V <sub>OH</sub> | Output High Voltage                      | I <sub>OH</sub> = -8mA, V <sub>DD</sub> = Min.                  | 2.4  | —    | V    |

NOTE:

5296 tbl 21

1. The LBO pin will be internally pulled to V<sub>DD</sub> if it is not actively driven in the application.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> (V<sub>DD</sub> = 3.3V +/-5%)

| Symbol           | Parameter                          | Test Conditions  | 133MHz |     | 100MHz |     | Unit |
|------------------|------------------------------------|--|--------|-----|--------|-----|------|
|                  |                                    |  | Com'l  | Ind | Com'l  | Ind |      |
| I <sub>DD</sub>  | Operating Power Supply Current     | Device Selected, Outputs Open, ADV/LD = X, V <sub>DD</sub> = Max., V <sub>IN</sub> $\geq$ V <sub>IH</sub> or $\leq$ V <sub>IL</sub> , f = f <sub>MAX</sub> <sup>(2)</sup>                    | 300    | 310 | 250    | 255 | mA   |
| I <sub>SB1</sub> | CMOS Standby Power Supply Current  | Device Deselected, Outputs Open, V <sub>DD</sub> = Max., V <sub>IN</sub> $\geq$ V <sub>HD</sub> or $\leq$ V <sub>LD</sub> , f = 0 <sup>(2,3)</sup>   | 40     | 45  | 40     | 45  | mA   |
| I <sub>SB2</sub> | Clock Running Power Supply Current | Device Deselected, Outputs Open, V <sub>DD</sub> = Max., V <sub>IN</sub> $\geq$ V <sub>HD</sub> or < V <sub>LD</sub> , f = f <sub>MAX</sub> <sup>(2,3)</sup>                                 | 110    | 120 | 100    | 110 | mA   |
| I <sub>SB3</sub> | Idle Power Supply Current          | Device Selected, Outputs Open, CEN $\geq$ V <sub>IH</sub> , V <sub>DD</sub> = Max., V <sub>IN</sub> $\geq$ V <sub>HD</sub> or $\leq$ V <sub>LD</sub> , f = f <sub>MAX</sub> <sup>(2,3)</sup> | 40     | 45  | 40     | 45  | mA   |

NOTES:

5296 tbl 22

1. All values are maximum guaranteed values.
2. At f = f<sub>MAX</sub>, inputs are cycling at the maximum frequency of read cycles of 1/t<sub>CYC</sub>; f=0 means no input lines are changing.
3. For I/Os V<sub>HD</sub> = V<sub>DDQ</sub> - 0.2V, V<sub>LD</sub> = 0.2V. For other inputs V<sub>HD</sub> = V<sub>DD</sub> - 0.2V, V<sub>LD</sub> = 0.2V.

## AC Test Loads




Figure 2. Lumped Capacitive Load, Typical Derating

## AC Test Conditions (V<sub>DDQ</sub> = 3.3V)

|                                |              |
|--------------------------------|--------------|
| Input Pulse Levels             | 0 to 3V      |
| Input Rise/Fall Times          | 2ns          |
| Input Timing Reference Levels  | 1.5V         |
| Output Timing Reference Levels | 1.5V         |
| AC Test Load                   | See Figure 1 |

5296tbl 23

**AC Electrical Characteristics****(V<sub>DD</sub> = 3.3V +/-5%, Commercial and Industrial Temperature Ranges)**


| Symbol                              | Parameter                          | 133MHz |      | 100MHz |      | Unit |
|-------------------------------------|------------------------------------|--------|------|--------|------|------|
|                                     |                                    | Min.   | Max. | Min.   | Max. |      |
| t <sub>CYC</sub>                    | Clock Cycle Time                   | 7.5    | —    | 10     | —    | ns   |
| t <sub>F</sub> <sup>(1)</sup>       | Clock Frequency                    | —      | 133  | —      | 100  | MHz  |
| t <sub>CH</sub> <sup>(2)</sup>      | Clock High Pulse Width             | 2.2    | —    | 3.2    | —    | ns   |
| t <sub>CL</sub> <sup>(2)</sup>      | Clock Low Pulse Width              | 2.2    | —    | 3.2    | —    | ns   |
| <b>Output Parameters</b>            |                                    |        |      |        |      |      |
| t <sub>CD</sub>                     | Clock High to Valid Data           | —      | 4.2  | —      | 5    | ns   |
| t <sub>CDC</sub>                    | Clock High to Data Change          | 1.5    | —    | 1.5    | —    | ns   |
| t <sub>CLZ</sub> <sup>(3,4,5)</sup> | Clock High to Output Active        | 1.5    | —    | 1.5    | —    | ns   |
| t <sub>CHZ</sub> <sup>(3,4,5)</sup> | Clock High to Data High-Z          | 1.5    | 3    | 1.5    | 3.3  | ns   |
| t <sub>OE</sub>                     | Output Enable Access Time          | —      | 4.2  | —      | 5    | ns   |
| t <sub>OLZ</sub> <sup>(3,4)</sup>   | Output Enable Low to Data Active   | 0      | —    | 0      | —    | ns   |
| t <sub>OHZ</sub> <sup>(3,4)</sup>   | Output Enable High to Data High-Z  | —      | 4.2  | —      | 5    | ns   |
| <b>Set Up Times</b>                 |                                    |        |      |        |      |      |
| t <sub>SE</sub>                     | Clock Enable Setup Time            | 1.7    | —    | 2.0    | —    | ns   |
| t <sub>SA</sub>                     | Address Setup Time                 | 1.7    | —    | 2.0    | —    | ns   |
| t <sub>SD</sub>                     | Data In Setup Time                 | 1.7    | —    | 2.0    | —    | ns   |
| t <sub>SW</sub>                     | Read/Write (R/W) Setup Time        | 1.7    | —    | 2.0    | —    | ns   |
| t <sub>SADV</sub>                   | Advance/Load (ADV/LD) Setup Time   | 1.7    | —    | 2.0    | —    | ns   |
| t <sub>SCE</sub>                    | Chip Enable/Select Setup Time      | 1.7    | —    | 2.0    | —    | ns   |
| t <sub>SB</sub>                     | Byte Write Enable (BWx) Setup Time | 1.7    | —    | 2.0    | —    | ns   |
| <b>Hold Times</b>                   |                                    |        |      |        |      |      |
| t <sub>HE</sub>                     | Clock Enable Hold Time             | 0.5    | —    | 0.5    | —    | ns   |
| t <sub>HA</sub>                     | Address Hold Time                  | 0.5    | —    | 0.5    | —    | ns   |
| t <sub>HD</sub>                     | Data In Hold Time                  | 0.5    | —    | 0.5    | —    | ns   |
| t <sub>HW</sub>                     | Read/Write (R/W) Hold Time         | 0.5    | —    | 0.5    | —    | ns   |
| t <sub>HADV</sub>                   | Advance/Load (ADV/LD) Hold Time    | 0.5    | —    | 0.5    | —    | ns   |
| t <sub>HC</sub>                     | Chip Enable/Select Hold Time       | 0.5    | —    | 0.5    | —    | ns   |
| t <sub>HB</sub>                     | Byte Write Enable (BWx) Hold Time  | 0.5    | —    | 0.5    | —    | ns   |

**NOTES:**

1. t<sub>F</sub> = 1/t<sub>CYC</sub>.
2. Measured as HIGH above 0.6V<sub>DDO</sub> and LOW below 0.4V<sub>DDO</sub>.
3. Transition is measured  $\pm 200\text{mV}$  from steady-state.
4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
5. To avoid bus contention, the output buffers are designed such that t<sub>CHZ</sub> (device turn-off) is about 1ns faster than t<sub>CLZ</sub> (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because t<sub>CLZ</sub> is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than t<sub>CHZ</sub>, which is a Max. parameter (worse case at 70 deg. C, 3.135V).

5296 tbl 24


## Timing Waveform of Read Cycle (1,2,3,4)



### NOTES:

1. Q(A<sub>1</sub>) represents the first output from the external address A<sub>1</sub>. Q(A<sub>2</sub>) represents the first output from the external address A<sub>2</sub>. Q(A<sub>2+1</sub>) represents the next output data in the burst sequence of the base address A<sub>2</sub>, etc. where address bits A<sub>0</sub> and A<sub>1</sub> are advancing for the four word burst in the sequence defined by the state of the  $\overline{LB0}$  input.
2. CE<sub>2</sub> timing transitions are identical but inverted to the  $\overline{CE1}$  and  $\overline{CE2}$  signals. For example, when  $\overline{CE1}$  and  $\overline{CE2}$  are LOW on this waveform, CE<sub>2</sub> is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
4. R/W is don't care when the SRAM is burstling (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.


## Timing Waveform of Write Cycles (1,2,3,4,5)



**NOTES:**

1. D (A<sub>1</sub>) represents the first input to the external address A<sub>1</sub>. D (A<sub>2</sub>) represents the first input to the external address A<sub>2</sub>. D (A<sub>2+</sub>) represents the next input data in the burst sequence of the base address A<sub>2</sub>, etc. where address bits A<sub>0</sub> and A<sub>1</sub> are advancing for the four word burst in the sequence defined by the state of the  $\overline{LB}$  input.
2. CE<sub>1</sub> timing transitions are identical but inverted to the CE<sub>1</sub> and CE<sub>2</sub> signals. For example, when CE<sub>1</sub> and CE<sub>2</sub> are LOW on this waveform, CE<sub>2</sub> is HIGH.
3. Bursts end when new address and control are loaded into the SRAM by sampling ADV/ID LOW.
4. RWs don't care when the SRAM is burst (ADV/ID sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded into the SRAM.
5. Individual Byte Write signals ( $\overline{BW}_x$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when  $\overline{RW}$  signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


## Timing Waveform of Combined Read and Write Cycles (1,2,3)



### NOTES:

1. Q(A1) represents the first output from the SRAM corresponding to address A2.
2. CE<sub>2</sub> timing transitions are identical but inverted to the CE<sub>1</sub> and CE<sub>2</sub> signals. For example, when CE<sub>1</sub> and CE<sub>2</sub> are LOW on this waveform, CE<sub>2</sub> is HIGH.
3. Individual Byte Write signals (BW<sub>1</sub> to BW<sub>4</sub>) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


## Timing Waveform of CEN Operation (1,2,3,4)



**NOTES:**

1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
2. CE<sub>2</sub> timing transitions are identical but inverted to the CE<sub>1</sub> and CE<sub>2</sub> signals. For example, when CE<sub>1</sub> and CE<sub>2</sub> are LOW on this waveform, CE<sub>2</sub> is HIGH.
3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write Signals (BW<sub>Y</sub>) must be valid on all write and burst write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


## Timing Waveform of $\overline{\text{CS}}$ Operation (1,2,3,4)



**NOTES:**

1. Q(A1) represents the first output from the external address A1. D(A3) represents the input data to the SRAM corresponding to address A3.
2. CE2 timing transitions are identical but inverted to the  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  signals. For example, when  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  are LOW on this waveform, CE2 is HIGH.
3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals ( $\overline{\text{BW}}_x$ ) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte/write information comes in two cycles before the actual data is presented to the SRAM.


## 100-Pin Plastic Thin Quad Flatpack Package Diagram Outline



| S<br>N<br>B<br>L | JEDEC VARIATION |      |      | N<br>T<br>E |
|------------------|-----------------|------|------|-------------|
|                  | MIN             | NOM  | MAX  |             |
| A                | —               | —    | 1.60 |             |
| A1               | .05             | .10  | .16  |             |
| A2               | 1.35            | 1.40 | 1.45 |             |
| D                | 22.00           | BSC  | 24   |             |
| D1               | 20.00           | BSC  | 22   |             |
| E                | 16.00           | BSC  | 18   |             |
| E1               | 14.00           | BSC  | 16   |             |
| N                | 100             |      |      |             |
| ND               | .30             |      |      |             |
| NE               | .20             |      |      |             |
| e                | .65             | BSC  |      |             |
| b                | .22             | .32  | .38  | 7           |
| b1               | .22             | .30  | .33  |             |
| ccc              | —               | —    | .10  |             |
| ddd              | —               | —    | .13  |             |

### NOTES:



- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- ▲ TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- ▲ DATUMS **[A-B]** AND **[D-B]** TO BE DETERMINED AT DATUM PLANE **[H-H]**
- ▲ DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE **[C-C]**
- ▲ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- ▲ DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- ▲ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- ▲ EXACT SHAPE OF EACH CORNER IS OPTIONAL
- ▲ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION DJ AND BX



|    | MIN   | MAX   |
|----|-------|-------|
| P  | 22.80 | 23.00 |
| P1 | 19.80 | 20.00 |
| P2 | 18.85 | BSC   |
| Q  | 16.80 | 17.00 |
| Q1 | 13.80 | 14.00 |
| Q2 | 12.35 | BSC   |
| X  | .30   | .50   |
| e  | .65   | BSC   |
| N  | 100   |       |

| REVISIONS                                     |          | DON | REV | DESCRIPTION | DATE | APPROVED |
|---|----------|-----|-----|-------------|------|----------|
| INTEGRATED DEVICE TECHNOLOGY, INC.            |          |     |     |             |      |          |
| 3575 South Skinner Way, Santa Clara, CA 95051 |          |     |     |             |      |          |
| PHONE: (408) 737-8116                         |          |     |     |             |      |          |
| FAX: (408) 442-9674                           |          |     |     |             |      |          |
| TEL: 800-399-2070                             |          |     |     |             |      |          |
| APPROVALS                                     |          |     |     |             |      |          |
| DRAWN <b>44</b>                               | 05/29/94 |     |     |             |      |          |
| CHECKED <b>C</b>                              |          |     |     |             |      |          |
| SIZE <b>C</b>                                 |          |     |     |             |      |          |
| DRAWING NO. <b>PSC-4045</b>                   |          |     |     |             |      |          |
| REV <b>2</b>                                  |          |     |     |             |      |          |
| DO NOT SCALE DRAWING                          |          |     |     |             |      |          |
| SHEET <b>2</b> OF <b>2</b>                    |          |     |     |             |      |          |

## 119 Ball Grid Array (BGA) Package Diagram Outline



### NOTES:


- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2 SEATING PLANE AND PRIMARY DATUM  $\overline{-C-}$  ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS
- 3 "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION  
"ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION  
"N" IS THE MAXIMUM ALLOWABLE NUMBER OF SOLDER BALLS
- 4 PACKAGE MAY EXTEND TO EDGE PERIPHERY AND MAY CONSIST OF MOLDING COMPOUND, EPOXY, METAL, CERAMIC OR OTHER MATERIAL
- 5 DIMENSION "b" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM  $\overline{-C-}$
- 6 "A1" ID CORNER MUST BE IDENTIFIED. IDENTIFICATION MAY BE BY MEANS OF CHAMFER, METALIZED OR INK MARK, INDENTATION OR OTHER FEATURE OF THE PACKAGE BODY. MARK MUST BE VISIBLE FROM TOP SURFACE
- 7 ACTUAL SHAPE OF THIS FEATURE IS OPTIONAL
- 8 ALL DIMENSIONS ARE IN MILLIMETERS
- 9 THIS DRAWING CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-028, VARIATION AA

| SYMBOL | JEDEC VARIATION |      |      | NOTE |
|--------|-----------------|------|------|------|
|        | MIN             | NOM  | MAX  |      |
| A      | —               | 2.15 | 2.36 |      |
| A1     | .50             | .60  | .70  |      |
| A2     | —               | —    | 1.20 |      |
| D      | 22.00           | BSC  |      |      |
| D1     | 20.32           | BSC  |      |      |
| E      | 14.00           | BSC  |      |      |
| E1     | 7.62            | BSC  |      |      |
| MD     | 17              |      | 3    |      |
| ME     | 7               |      | 3    |      |
| N      | 119             |      | 3    |      |
| e      | 1.27            | BSC  |      |      |
| b      | .60             | .75  | .90  | 5    |
| c      | .51             | .56  | .61  |      |
| ooo    | —               | —    | .15  |      |
| bbb    | —               | —    | .25  |      |
| ccc    | —               | —    | .35  |      |
| ddd    | —               | —    | .30  |      |
| eee    | —               | —    | .10  |      |


| REVISIONS |     | DESCRIPTION              | DATE     | APPROVED |
|-----------|-----|--------------------------|----------|----------|
| DCN       | REV | INITIAL RELEASE          | 10/15/97 | T. VU    |
| 60626     | 00  |                          |          |          |
|           | 01  | SWITCH C & D DIMENSIONS  | 04/29/00 | T. VU    |
|           | 02  | CHANGE PACKAGE THICKNESS | 08/05/00 |          |

DO NOT SCALE DRAWING SHEET 1 OF 2

## 165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline




|  |          |   |                      |
|--|----------|---|----------------------|
| TOLERANCES<br>UNLESS SPECIFIED<br>DECIMAL      ANGULAR |          | Integrated Device Technology, Inc.<br>2010 S. Stender Nov., Santa Clara, CA 95051<br>PHONE: (408) 727-8116   FAX: (408) 492-8674   TW: 910-338-2070 |                      |
| XXXE      XXXI   |          |   |                      |
| APPROVALS  | DATE     | TITLE   | BO PACKAGE OUTLINE   |
| DRAWN <i>JW</i>  | 05/01/00 | 13.0 X 15.0 mm BODY   | FPBGA                |
| CHECKED  |          | SIZE  | DRAWING No. PSC-4086 |
|  |          | REV   | 00                   |
|  |          | DO NOT SCALE DRAWING  | SHEET 1 OF 2         |



|  |          |   |                      |
|--|----------|---|----------------------|
| TOLERANCES<br>UNLESS SPECIFIED<br>DECIMAL      ANGULAR |          | Integrated Device Technology, Inc.<br>2010 S. Stender Nov., Santa Clara, CA 95051<br>PHONE: (408) 727-8116   FAX: (408) 492-8674   TW: 910-338-2070 |                      |
| XXXE      XXXI   |          |   |                      |
| APPROVALS  | DATE     | TITLE   | BO PACKAGE OUTLINE   |
| DRAWN <i>JW</i>  | 05/01/00 | 13.0 X 15.0 mm BODY   | FPBGA                |
| CHECKED  |          | SIZE  | DRAWING No. PSC-4086 |
|  |          | REV   | 00                   |
|  |          | DO NOT SCALE DRAWING  | SHEET 2 OF 2         |


## Timing Waveform of $\overline{OE}$ Operation (1)



**NOTE:**

1. A read operation is assumed to be in progress.

## Ordering Information



5296 dw 12

## Datasheet Document History

|          |         |  |
|----------|---------|--|
| 12/31/99 |         | Created preliminary ZBT datasheet from 71V3558 datasheet.<br>Changed tcDC, tCLz, and tCHz minimums from 1.0ns to 1.5ns.                              |
| 04/30/00 | Pg. 3,4 | Add clarification note to Recommended Operating Temperature and Absolute Max Ratings tables  |
|          | Pg. 4   | Add BGA capacitance table  |
|          | Pg. 4,5 | Add notes to Pin configurations  |
|          | Pg. 20  | Insert TQFP Package Diagram Outline  |
| 05/26/00 | Pg. 23  | Add new package offering, 13 x 15mm fBGA   |
| 07/26/00 | Pg. 4-6 | Correct 119 BGA Package Diagram Outline  |
|          | Pg. 6   | Add ZZ sleep mode reference note to TQFP, BG and BQ pinouts  |
|          | Pg. 21  | Update BQ165 pinout  |
| 10/25/00 | Pg. 6   | Update BG119 package diagram outline dimensions<br>Remove Preliminary Status<br>Add reference note to pin N5 on BQ165 pinout, reserved for JTAG TRST |



### CORPORATE HEADQUARTERS

2975 Stender Way  
Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

### for Tech Support:

[sramhelp@idt.com](mailto:sramhelp@idt.com)  
800-544-7726, x4033