

Low Noise Dual Supply Inverting Charge Pump

FEATURES

- V_{IN} Range: 4.5V to 32V
- Inverting Charge Pump Generates $-V_{IN}$
- Charge Pump Output Current Up to 100mA
- Low Noise Negative LDO Post Regulator ($I_{LDO^-} = 50\text{mA Max}$)
- Low Noise Independent Positive LDO Regulator ($I_{LDO^+} = 50\text{mA Max}$)
- 100 μA Quiescent Current in Burst Mode® Operation with Both LDO Regulators On
- 50kHz to 500kHz Programmable Oscillator Frequency
- Stable with Ceramic Capacitors
- Short-Circuit/Thermal Protection
- Low Profile 3mm $\times$ 4mm 14-Pin DFN and Thermally Enhanced 16-Pin MSOP Packages

APPLICATIONS

- Low Noise Bipolar/Inverting Supplies
- Industrial/Instrumentation Low Noise Bias Generators
- Portable Medical Equipment
- Portable Instruments

DESCRIPTION


The LTC3260 is a low noise dual polarity output power supply that includes an inverting charge pump with both positive and negative LDO regulators. The charge pump operates over a wide 4.5V to 32V input range and can deliver up to 100mA of output current. Each LDO regulator can provide up to 50mA of output current. The negative LDO post regulator is powered from the charge pump output. The LDO output voltages can be adjusted using external resistor dividers.

The charge pump employs either low quiescent current Burst Mode operation or low noise constant frequency mode. In Burst Mode operation the charge pump V_{OUT} regulates to $-0.94 \cdot V_{IN}$, and the LTC3260 draws only 100 μA of quiescent current with both LDO regulators on. In constant frequency mode the charge pump produces an output equal to $-V_{IN}$ and operates at a fixed 500kHz or to a programmed value between 50kHz to 500kHz using an external resistor. The LTC3260 is available in low profile (0.75mm) 3mm $\times$ 4mm 14-pin DFN and thermally enhanced 16-pin MSOP packages.


LT, LT, LTC, LTM, Burst Mode, Linear Technology and the Linear logo are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

$\pm 12\text{V}$ Outputs from a Single 15V Input




LDO Rejection of V_{OUT} Ripple



ABSOLUTE MAXIMUM RATINGS (Notes 1, 3)

V_{IN} , EN^+ , EN^- , $MODE$	-0.3V to 36V	V_{OUT} , LDO^+ , LDO^- Short-Circuit Duration	Indefinite
LDO^+	-16V to 36V	Operating Junction Temperature Range	
V_{OUT} , LDO^-	-36V to 0.3V	(Note 2).....	-40°C to 125°C
RT , ADJ^+	-0.3V to 6V	Storage Temperature Range	-65°C to 150°C
BYP^+	-0.3V to 2.5V	Lead Temperature (Soldering, 10 sec)	
ADJ^-	-6V to 0.3V	MSE Only	300°C
BYP^-	-2.5V to 0.3V		

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3260EDE#PBF	LTC3260EDE#TRPBF	3260	14-Lead (4mm × 3mm) Plastic DFN	-40°C to 125°C
LTC3260IDE#PBF	LTC3260IDE#TRPBF	3260	14-Lead (4mm × 3mm) Plastic DFN	-40°C to 125°C
LTC3260EMSE#PBF	LTC3260EMSE#TRPBF	3260	16-Lead Plastic MSOP	-40°C to 125°C
LTC3260IMSE#PBF	LTC3260IMSE#TRPBF	3260	16-Lead Plastic MSOP	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreel/>

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$ (Note 2). $V_{IN} = EN^+ = EN^- = 12\text{V}$, $MODE = 0\text{V}$, $RT = 200\text{k}\Omega$.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Charge Pump							
V _{IN}	Input Voltage Range		●	4.5		32	V
V _{UVLO}	V _{IN} Undervoltage Lockout Threshold	V _{IN} Rising V _{IN} Falling	● ●	3.4	3.8 3.6	4	V V
I _{VIN}	V _{IN} Quiescent Current	Shutdown, EN ⁺ = EN [−] = 0V EN [−] = 0V, I _{LDO} ⁺ = 0mA MODE = V _{IN} , EN ⁺ = 0V, I _{VOUT} = I _{LDO} [−] = 0mA MODE = V _{IN} , I _{VOUT} = I _{LDO} ⁺ = I _{LDO} [−] = 0mA MODE = 0V, I _{VOUT} = 0mA			2 30 80 100 3.5	5 50 160 200 5.5	μA μA μA μA mA
V _{RT}	RT Regulation Voltage				1.200		V
V _{OUT}	V _{OUT} Regulation Voltage	MODE = 12V MODE = 0V			−0.94 • V _{IN} −V _{IN}		V V
f _{OSC}	Oscillator Frequency	RT = GND		450	500	550	kHz
R _{OUT}	Charge Pump Output Impedance	MODE = 0V, RT = GND			32		Ω
I _{SHORT_CKT}	Max I _{VOUT} Short-Circuit Current	V _{OUT} = GND	●	100	160	250	mA
V _{MODE(H)}	MODE Threshold Rising		●		1.1	2.0	V
V _{MODE(L)}	MODE Threshold Falling		●	0.4	1.0		V
I _{MODE}	MODE Pin Internal Pull-Down Current	V _{IN} = MODE = 32V			0.7		μA
50mA Positive Regulator							
	LDO ⁺ Output Voltage Range		●	1.2		32	V
V _{ADJ} ⁺	ADJ ⁺ Reference Voltage		●	1.176	1.200	1.224	V
I _{ADJ} ⁺	ADJ ⁺ Input Current	V _{ADJ} ⁺ = 1.2V		−50		50	nA
I _{LDO} ⁺ (SC)	LDO ⁺ Short-Circuit Current		●	50	100		mA
	Line Regulation				0.04		mV/V
	Load Regulation				0.03		mV/mA
V _{DROPOUT} ⁺	LDO ⁺ Dropout Voltage	I _{LDO} ⁺ = 50mA			400	800	mV
	Output Voltage Noise	C _{BYP} ⁺ = 10nF			100		μV _{RMS}
V _{EN} ⁺ (H)	EN ⁺ Threshold Rising		●		1.1	2.0	V
V _{EN} ⁺ (L)	EN ⁺ Threshold Falling		●	0.4	1.0		V
I _{EN} ⁺	EN ⁺ Pin Internal Pull-Down Current	V _{IN} = EN ⁺ = 32V			0.7		μA
50mA Negative Regulator							
	LDO [−] Output Voltage Range		●	−32		−1.2	V
V _{ADJ} [−]	ADJ [−] Reference Voltage		●	−1.224	−1.200	−1.176	V
I _{ADJ} [−]	ADJ [−] Input Current	V _{ADJ} [−] = −1.2V		−50		50	nA
I _{LDO} [−] (SC)	LDO [−] Short-Circuit Current		●	50	100		mA
	Line Regulation				0.002		mV/V
	Load Regulation				0.02		mV/mA
V _{DROPOUT} [−]	LDO [−] Dropout Voltage	I _{LDO} [−] = 50mA			200	500	mV
	Output Voltage Noise	C _{BYP} [−] = 10nF			100		μV _{RMS}
V _{EN} (H)	EN [−] Threshold Rising		●		1.1	2.0	V
V _{EN} (L)	EN [−] Threshold Falling		●	0.4	1.0		V
I _{EN} [−]	EN [−] Pin Internal Pull-Down Current	V _{IN} = EN [−] = 32V			1.4		μA

ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3260 is tested under pulsed load conditions such that $T_J \approx T_A$. The LTC3260E is guaranteed to meet specifications from 0°C to 85°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3260I is guaranteed over the -40°C to 125°C operating junction temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.

The junction temperature (T_J , in °C) is calculated from the ambient temperature (T_A , in °C) and power dissipation (P_D , in Watts) according to the formula:

$$T_J = T_A + (P_D \cdot \theta_{JA}),$$


where $\theta_{JA} = 43^\circ\text{C/W}$ is the package thermal impedance.

Note 3: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperatures will exceed 150°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may result in device degradation or failure.

TYPICAL PERFORMANCE CHARACTERISTICS


($T_A = 25^\circ\text{C}$, $C_{FLY} = 1\mu\text{F}$, $C_{IN} = C_{OUT} = C_{LDO+} = C_{LDO-} = 10\mu\text{F}$ unless otherwise noted)

Oscillator Frequency vs Supply Voltage




3260 G01

Oscillator Frequency vs R_T




3260 G02

Shutdown Current vs Temperature




3260 G03

Quiescent Current vs Temperature




3260 G04

Quiescent Current vs Supply Voltage (Constant Frequency Mode)



3260 G05

Quiescent Current vs Temperature (Constant Frequency Mode)




3260 G06

3260f


TYPICAL PERFORMANCE CHARACTERISTICS

($T_A = 25^\circ\text{C}$, $C_{\text{FLY}} = 1\mu\text{F}$, $C_{\text{IN}} = C_{\text{OUT}} = C_{\text{LDO}^+} = C_{\text{LDO}^-} = 10\mu\text{F}$ unless otherwise noted)


Effective Open-Loop Resistance vs Temperature




V_{OUT} Short-Circuit Current vs Supply Voltage




Voltage Loss ($V_{\text{IN}} - |V_{\text{OUT}}|$) vs Output Current (Constant Frequency Mode)




Effective Open-Loop Resistance vs Supply Voltage




ADJ⁺ Pin Voltage vs Temperature




LDO⁺ Dropout Voltage vs Temperature




LDO⁺ Supply Rejection



LDO⁺ GND Pin Current vs I_{LOAD}




LDO⁺ Load Regulation




TYPICAL PERFORMANCE CHARACTERISTICS

($T_A = 25^\circ\text{C}$, $C_{\text{FLY}} = 1\mu\text{F}$, $C_{\text{IN}} = C_{\text{OUT}} = C_{\text{LDO}^+} = C_{\text{LDO}^-} = 10\mu\text{F}$ unless otherwise noted)


ADJ⁻ Pin Voltage vs Temperature




LDO⁻ Dropout Voltage vs Temperature




LDO⁻ Power Supply Rejection




LDO⁻ Load Regulation




LDO Rejection of V_{OUT} Ripple




LDO⁺ Load Transient




LDO⁻ Load Transient



V_{OUT} Transient (Burst Mode Operation, MODE = H)



V_{OUT} Transient (MODE = Low to High)



PIN FUNCTIONS (DFN/MSOP)

EN⁺ (Pin 1/Pin 1): Logic Input. A logic “high” on the EN⁺ pin enables the positive low dropout (LDO⁺) regulator.

RT (Pin 2/Pin 2): Input Connection for Programming the Switching Frequency. The RT pin serves to a fixed 1.2V when the EN⁺ pin is driven to a logic “high”. A resistor from RT to GND sets the charge pump switching frequency. If the RT pin is tied to GND, the switching frequency defaults to a fixed 500kHz.

BYP⁻ (Pin 3/Pin 3): LDO⁻ Reference Bypass Pin. Connect a capacitor from BYP⁻ to GND to reduce LDO⁻ output noise. Leave floating if unused.

ADJ⁻ (Pin 4/Pin 4): Feedback Input for the Negative Low Dropout Regulator. This pin serves to a fixed voltage of -1.2V when the control loop is complete.

LDO⁻ (Pin 5/Pin 5): Negative Low Dropout (LDO⁻) Linear Regulator Output. This pin requires a low ESR (equivalent series resistance) capacitor with at least 2μF capacitance to ground for stability.

V_{OUT} (Pin 6/Pin 6): Charge Pump Output Voltage. In constant frequency mode (MODE = low) this pin is driven to -V_{IN}. In Burst Mode operation, (MODE = high) this pin voltage is regulated to -0.94 • V_{IN} using an internal burst comparator with hysteresis control.

C⁻ (Pin 7/Pin 7): Flying Capacitor Negative Connection.

C⁺ (Pin 8/Pin 10): Flying Capacitor Positive Connection.

NC (Pins 8, 9 MSOP Only): No Connect. These pins are not connected to the LTC3260 die. These pins should be left floating, connected to ground or shorted to adjacent pins.

V_{IN} (Pin 9/Pin 11): Input Voltage for Both Charge Pump and Positive Low Dropout (LDO⁺) Regulator. V_{IN} should be bypassed with a low impedance ceramic capacitor.

LDO⁺ (Pin 10/Pin 12): Positive Low Dropout (LDO⁺) Output. This pin requires a low ESR capacitor with at least 2μF capacitance to ground for stability.

EN⁻ (Pin 11/Pin 13): Logic Input. A logic “high” on the EN⁻ pin enables the inverting charge pump as well as the negative LDO regulator.

MODE (Pin 12/Pin 14): Logic Input. The MODE pin determines the charge pump operating mode. A logic “high” on the MODE pin forces the charge pump to operate in Burst Mode operation regulating V_{OUT} to approximately -0.94 • V_{IN} with hysteresis control. A logic “low” on the MODE pin forces the charge pump to operate as an open-loop inverter with a constant switching frequency. The switching frequency in both modes is determined by an external resistor from the RT pin to GND. In Burst Mode operation, this represents the frequency of the burst cycles before the part enters the low quiescent current sleep state.


ADJ⁺ (Pin 13/Pin 15): Feedback Input for the Positive Low Dropout (LDO⁺) Regulator. This pin serves to a fixed voltage of 1.2V when the control loop is complete.

BYP⁺ (Pin 14/Pin 16): LDO⁺ Reference Bypass Pin. Connect a capacitor from BYP⁺ to GND to reduce LDO⁺ output noise. Leave floating if unused.

GND (Exposed Pad Pin 15/Exposed Pad Pin 17): Ground. The exposed package pad is ground and must be soldered to the PC board ground plane for proper functionality and for rated thermal performance.

BLOCK DIAGRAM

Note: Pin numbers are as per DFN package. Refer to the Pin Functions section for corresponding MSOP pin numbers.



OPERATION (Refer to the Block Diagram)

The LTC3260 is a high voltage low noise dual output regulator. It includes an inverting charge pump and two LDO regulators to generate bipolar low noise supply rails from a single positive input. It supports a wide input power supply range from 4.5V to 32V.

Shutdown Mode

In shutdown mode, all circuitry except the internal bias is turned off. The LTC3260 is in shutdown when a logic low is applied to both the enable inputs (EN^+ and EN^-). The LTC3260 only draws 2 μ A (typical) from the V_{IN} supply in shutdown.

Charge Pump Constant Frequency Operation

The LTC3260 provides low noise constant frequency operation when a logic low is applied to the $MODE$ pin. The charge pump and oscillator circuit are enabled using the EN^- pin. At the beginning of a clock cycle, switches S1 and S2 are closed. The external flying capacitor across the C^+ and C^- pins is charged to the V_{IN} supply. In the second phase of the clock cycle, switches S1 and S2 are opened, while switches S3 and S4 are closed. In this configuration the C^+ side of the flying capacitor is grounded and charge is delivered through the C^- pin to V_{OUT} . In steady state the V_{OUT} pin regulates at $-V_{IN}$ less any voltage drop due to the load current on V_{OUT} or LDO.

OPERATION (Refer to the Block Diagram)

The charge transfer frequency can be adjusted between 50kHz and 500kHz using an external resistor on the RT pin. At slower frequencies the effective open-loop output resistance (R_{OL}) of the charge pump is larger and it is able to provide smaller average output current (see the Available Output Current vs f_{OSC} graph in the Typical Performance Characteristics section). Figure 1 can be used to determine a suitable value of RT to achieve a required oscillator frequency. If the RT pin is grounded, the part operates at a constant frequency of 500kHz.




Figure 1. Oscillator Frequency vs R_T

Charge Pump Burst Mode Operation

The LTC3260 provides low power Burst Mode operation when a logic high is applied to the MODE pin. In Burst Mode operation, the charge pump charges the V_{OUT} pin to $-0.94 \cdot V_{IN}$ (typical). The part then shuts down the internal oscillator to reduce switching losses and goes into a low current state. This state is referred to as the sleep state in which the IC consumes only about 100μA with both LDOs enabled. When the output voltage droops enough to overcome the burst comparator hysteresis, the part wakes up and commences charge pump cycles until output voltage exceeds $-0.94 \cdot V_{IN}$ (typical). This mode provides lower operating current at the cost of higher output ripple and is ideal for light load operation.

The frequency of charging cycles is set by the external resistor on the RT pin. The charge pump has a lower R_{OL} at higher frequencies. For Burst Mode operation it is

recommended that the RT pin be tied to GND. This minimizes the charge pump R_{OL} , quickly charges the output up to the burst threshold and optimizes the duration of the low current sleep state.

Charge Pump Soft-Start

The LTC3260 has built in soft-start circuitry to prevent excessive current flow during start-up. The soft-start is achieved by internal circuitry that slowly ramps the amount of current available at the output storage capacitor. The soft-start circuitry is reset in the event of a commanded shutdown or thermal shutdown.

Charge Pump Short-Circuit/Thermal Protection

The LTC3260 has built-in short-circuit current limit as well as overtemperature protection. During a short-circuit condition, the part automatically limits its output current to approximately 160mA. If the junction temperature exceeds approximately 175°C the thermal shutdown circuitry disables current delivery to the output. Once the junction temperature drops back to approximately 165°C current delivery to the output is resumed. When thermal protection is active the junction temperature is beyond the specified operating range. Thermal protection is intended for momentary overload conditions outside normal operation. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Positive Low Dropout Linear Regulator (LDO+)

The positive low dropout regulator (LDO+) supports a load of up to 50mA. The LDO+ takes power from the V_{IN} pin and drives the LDO+ output pin to a voltage programmed by the resistor divider connected between the LDO+, ADJ+ and GND pins. For stability, the LDO+ output must be bypassed to ground with a low ESR ceramic capacitor that maintains a capacitance of at least 2μF across operating temperature and voltage.

The LDO+ is enabled or disabled via the EN+ logic input pin. When the LDO+ is enabled, a soft-start circuit ramps its regulation point from zero to the final value over a period of 75μs, reducing the inrush current on V_{IN} .

OPERATION (Refer to the Block Diagram)

Figure 2 shows the LDO⁺ regulator application circuit. The LDO⁺ output voltage V_{LDO^+} can be programmed by choosing suitable values of R1 and R2 such that:

$$V_{LDO^+} = 1.2V \cdot \left(\frac{R1}{R2} + 1 \right)$$

An optional capacitor of 10nF can be connected from the BYP⁺ pin to ground. This capacitor bypasses the internal 1.2V reference of the LTC3260 and improves the noise performance of the LDO⁺. If this function is not used the BYP⁺ pin should be left floating.




Figure 2: Positive LDO Application Circuit

Negative Low Dropout Linear Regulator (LDO⁻)

The negative low dropout regulator (LDO⁻) supports a load of up to 50mA. The LDO⁻ takes power from the V_{OUT} pin (output of the inverting charge pump) and drives the LDO⁻ output pin to a voltage programmed by the resistor divider connected between the LDO⁻, ADJ⁻ and GND pins. For stability, the LDO⁻ output must be bypassed to ground with a low ESR ceramic capacitor that maintains a capacitance of at least 2μF across operating temperature and voltage.

The LDO⁻ is enabled or disabled via the EN⁻ logic input pin. Initially, when the EN⁻ logic input is low, the charge pump circuitry is disabled and the V_{OUT} pin is at GND. When EN⁻ is switched high, the V_{OUT} pin will be driven

negative by the charge pump circuitry. Soft-start circuitry in the charge pump also provides soft-start functionality for the LDO⁻ and prevents excessive inrush currents.

Figure 3 shows the LDO⁻ regulator application circuit. The LDO⁻ output voltage V_{LDO^-} can be programmed by choosing suitable values of R1 and R2 such that:

$$V_{LDO^-} = -1.2V \cdot \left(\frac{R1}{R2} + 1 \right)$$

When the inverting charge pump is in Burst Mode operation (MODE = high), the typical hysteresis on the V_{OUT} pin is 2% of V_{IN} voltage. The LDO⁻ voltage should be set high enough above V_{OUT} in order to prevent LDO⁻ from entering dropout during normal operation.

An optional capacitor of 10nF can be connected from the BYP⁻ pin to ground. This capacitor bypasses the internal -1.2V reference of the LTC3260 and improves the noise performance of the LDO⁻. If this function is not used the BYP⁻ pin should be left floating.

In order to improve transient response, an optional capacitor, C_{ADJ⁻}, may be used as shown in Figure 3. A recommended value for C_{ADJ⁻} is 10pF. Experimentation with capacitor values between 2pF and 22pF may yield improved transient response.




Figure 3: Negative LDO Application Circuit

APPLICATIONS INFORMATION

Effective Open-Loop Output Resistance

The effective open-loop output resistance (R_{OL}) of a charge pump is a very important parameter which determines the strength of the charge pump. The value of this parameter depends on many factors such as the oscillator frequency (f_{OSC}), value of the flying capacitor (C_{FLY}), the nonoverlap time, the internal switch resistances (R_S) and the ESR of the external capacitors.

Typical R_{OL} values as a function of temperature are shown in Figure 4




Figure 4. Typical R_{OL} vs Temperature

Input/Output Capacitor Selection

The style and value of capacitors used with the LTC3260 determine several important parameters such as regulator control loop stability, output ripple, charge pump strength and minimum turn-on time. To reduce noise and ripple, it is recommended that low ESR ceramic capacitors be used for the charge pump and LDO outputs. All capacitors should retain at least 2μF of capacitance over operating temperature and bias voltage. Tantalum and aluminum capacitors can be used in parallel with a ceramic capacitor to increase the total capacitance but should not be used alone because of their high ESR. In constant frequency mode, the value of C_{OUT} directly controls the amount of output ripple for a given load current. Increasing the size of C_{OUT} will reduce the output ripple at the expense of higher

minimum turn-on time. The peak-to-peak output ripple at the V_{OUT} pin is approximately given by the expression:

$$V_{RIPPLE(P-P)} \approx \frac{I_{OUT}}{C_{OUT}} \left[\frac{1}{f_{OSC}} - t_{ON} \right]$$

where C_{OUT} is the value of the output capacitor, f_{OSC} is the oscillator frequency and t_{ON} is the on-time of the oscillator (1μs typical).

Just as the value of C_{OUT} controls the amount of output ripple, the value of C_{IN} controls the amount of ripple present at the input (V_{IN}) pin. The amount of bypass capacitance required at the input depends on the source impedance driving V_{IN} . For best results it is recommended that V_{IN} be bypassed with at least 2μF of low ESR capacitance. A high ESR capacitor such as tantalum or aluminum will have higher input noise than a low ESR ceramic capacitor. Therefore, a ceramic capacitor is recommended as the main bypass capacitance with a tantalum or aluminum capacitor used in parallel if desired.

Flying Capacitor Selection

The flying capacitor controls the strength of the charge pump. A 1μF or greater ceramic capacitor is suggested for the flying capacitor for applications requiring the full rated output current of the charge pump.

For very light load applications, the flying capacitor may be reduced to save space or cost. For example, a 0.2μF capacitor might be sufficient for load currents up to 20mA. A smaller flying capacitor leads to a larger effective open-loop resistance (R_{OL}) and thus limits the maximum load current that can be delivered by the charge pump.

Ceramic Capacitors

Ceramic capacitors of different materials lose their capacitance with higher temperature and voltage at different rates. For example, a capacitor made of X5R or X7R material will retain most of its capacitance from -40°C to 85°C whereas a Z5U or Y5V style capacitor will lose considerable capacitance over that range. Z5U and Y5V capacitors may

APPLICATIONS INFORMATION

also have a poor voltage coefficient causing them to lose 60% or more of their capacitance when the rated voltage is applied. Therefore when comparing different capacitors, it is often more appropriate to compare the amount of achievable capacitance for a given case size rather than discussing the specified capacitance value. The capacitor manufacture's data sheet should be consulted to ensure the desired capacitance at all temperatures and voltages. Table 1 is a list of ceramic capacitor manufacturers and their websites.

Table 1

AVX	www.avxcorp.com
Kemet	www.kemet.com
Murata	www.murata.com
Taiyo Yuden	www.t-yuden.com
Vishay	www.vishay.com
TDK	www.component.tdk.com

Layout Considerations

Due to high switching frequency and high transient currents produced by LTC3260, careful board layout is necessary for optimum performance. A true ground plane and short connections to all the external capacitors will improve performance and ensure proper regulation under all conditions. Figure 5 shows an example layout for the LTC3260.




Figure 5. Recommended Layout

The flying capacitor nodes C^+ and C^- switch large currents at a high frequency. These nodes should not be routed close to sensitive pins such as the LDO feedback pins (ADJ^+ and ADJ^-) and internal reference bypass pins (BYP^+ and BYP^-).

Thermal Management

At high input voltages and maximum output current, there can be substantial power dissipation in the LTC3260. If the junction temperature increases above approximately 175°C , the thermal shutdown circuitry will automatically deactivate the output. To reduce the maximum junction temperature, a good thermal connection to the PC board ground plane is recommended. Connecting the exposed pad of the package to a ground plane under the device on two layers of the PC board can reduce the thermal resistance of the package and PC board considerably.

Derating Power at High Temperatures

To prevent an overtemperature condition in high power applications, Figure 6 should be used to determine the maximum combination of ambient temperature and power dissipation.

The power dissipated in the LTC3260 should always fall under the line shown for a given ambient temperature. The power dissipated in the LTC3260 has three components.

Power dissipated in the positive LDO:

$$P_{LDO^+} = (V_{IN} - V_{LDO^+}) \cdot I_{LDO^+}$$

Power dissipated in the negative LDO:

$$P_{LDO^-} = (|V_{OUT}| - |V_{LDO^-}|) \cdot I_{LDO^-} \text{ and}$$

Power dissipated in the inverting charge pump:

$$P_{CP} = (V_{IN} - |V_{OUT}|) \cdot (I_{OUT} + I_{LDO^-})$$

where I_{OUT} denotes any additional current that might be pulled directly from the V_{OUT} pin. The LDO^- current is also supplied by the charge pump through V_{OUT} and is therefore included in the charge pump power dissipation.

The total power dissipation of the LTC3260 is given by:

$$P_D = P_{LDO^+} + P_{LDO^-} + P_{CP}$$

APPLICATIONS INFORMATION





Figure 6. Maximum Power Dissipation vs Ambient Temperature


The derating curve in Figure 6 assumes a maximum thermal resistance, θ_{JA} , of 43°C/W for the package. This can be achieved from a printed circuit board layout with a solid ground plane and a good connection to the exposed pad of the LTC3260 package.

It is recommended that the LTC3260 be operated in the region corresponding to $T_J \leq 150^\circ\text{C}$ for continuous operation as shown in Figure 6. Short-term operation may be acceptable for $150^\circ\text{C} < T_J < 175^\circ\text{C}$ but long-term operation in this region should be avoided as it may reduce the life of the part or cause degraded performance. For $T_J > 175^\circ\text{C}$ the part will be in thermal shutdown.

TYPICAL APPLICATIONS

Low Power $\pm 24\text{V}$ Power Supply from a Single-Ended 28V Input Supply

High Voltage Input to Bipolar Output with Highly Efficient Dividing/Inverting Charge Pump




3260f

PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/designtools/packaging/> for the most recent package drawings.

MSE Package 16-Lead Plastic MSOP, Exposed Die Pad (Reference LTC DWG # 05-08-1667 Rev E)



NOTE:

1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm ($.006$ ") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm ($.006$ ") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm ($.004$ ") MAX
6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm ($.010$ ") PER SIDE.

