



National Semiconductor

September 1998

SCAN18373T Transparent Latch with TRI-STATE® Outputs

SCAN18373T

Transparent Latch with TRI-STATE® Outputs


General Description

The SCAN18373T is a high speed, low-power transparent latch featuring separate data inputs organized into dual 9-bit bytes with byte-oriented latch enable and output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features

- IEEE 1149.1 (JTAG) Compliant
- Buffered active-low latch enable
- TRI-STATE outputs for bus-oriented applications
- 9-bit data busses for parity applications
- Reduced-swing outputs source 24 mA/sink 48 mA
- Guaranteed to drive 50Ω transmission line to TTL input levels of 0.8V and 2.0V
- TTL compatible inputs
- 25 mil pitch Cerpak packaging
- Includes CLAMP and HIGHZ instructions
- Standard Microcircuit Drawing (SMD) 5962-9311801

Connection Diagram



Pin Names	Description
AI ₍₀₋₈₎ , BI ₍₀₋₈₎	Data Inputs
ALE, BLE	Latch Enable Inputs
AOE ₁ , BOE ₁	TRI-STATE Output Enable Inputs
AO ₍₀₋₈₎ , BO ₍₀₋₈₎	TRI-STATE Latch Outputs

Truth Tables

Inputs			AO (0-8)
ALE	AOE ₁	AI (0-8)	
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	AO ₀

Inputs			BO (0-8)
BLE	BOE ₁	BI (0-8)	
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	BO ₀

H= HIGH Voltage Level

L= LOW Voltage Level

X= Immaterial

Z= High Impedance

AO₀ = Previous AO before H-to-L transition of ALE

BO₀ = Previous BO before H-to-L transition of BLE

Functional Description

The SCAN18373T consists of two sets of nine D-type latches with TRI-STATE standard outputs. When the Latch Enable (ALE or BLE) input is HIGH, data on the inputs (AI₍₀₋₈₎ or BI₍₀₋₈₎) enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its input changes. When Latch Enable is LOW, the latches store the information that was present on the inputs a set-up time preceding the HIGH-to-LOW transition of the


TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Functional Description (Continued)

Latch Enable. The TRI-STATE standard outputs are controlled by the Output Enable (\overline{AOE}_1 or \overline{BOE}_1) input. When Output Enable is LOW, the standard outputs are in the


2-state mode. When Output Enable is HIGH, the standard outputs are in the high impedance mode, but this does not interfere with entering new data into the latches.

Logic Diagram





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Block Diagrams



Block Diagrams (Continued)



Note 1: BSR stands for Boundary Scan Register.


Description of Boundary-Scan Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data. (See IEEE Standard 1149.1 for a further description of scan cell TYPE1 and for a further description of scan cell TYPE2.)

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.


The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.

Bypass Register Scan Chain Definition Logic 0




The INSTRUCTION register is an eight-bit register which captures the value 00111101.

The two least significant bits of this captured value (01) are required by IEEE Std 1149.1. The upper six bits are unique to the SCAN18373T device. SCAN CMOS Test Access Logic devices do not include the IEEE 1149.1 optional identification register. Therefore, this unique captured value can be used as a "pseudo ID" code to confirm that the correct device is placed in the appropriate location in the boundary scan chain.




MSB → LSB

Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGHZ
All Others	BYPASS




Description of Boundary-Scan Circuitry (Continued)



DS100321-8

Description of Boundary-Scan Circuitry (Continued)

Boundary-Scan Register
Scan Chain Definition (42 Bits in Length)



Description of Boundary-Scan Circuitry (Continued)

Boundary-Scan Register Definition Index

Bit No.	Pin Name	Pin No.	Pin Type	Scan Cell Type
41	\overline{AOE}_1	3	Input	TYPE1
40	ACP	54	Input	TYPE1
39	AOE		Internal	TYPE2
38	\overline{BOE}_1	26	Input	TYPE1
37	BCP	31	Input	TYPE1
36	BOE		Internal	TYPE2
35	AI ₀	55	Input	TYPE1
34	AI ₁	53	Input	TYPE1
33	AI ₂	52	Input	TYPE1
32	AI ₃	50	Input	TYPE1
31	AI ₄	49	Input	TYPE1
30	AI ₅	47	Input	TYPE1
29	AI ₆	46	Input	TYPE1
28	AI ₇	44	Input	TYPE1
27	AI ₈	43	Input	TYPE1
26	BI ₀	42	Input	TYPE1
25	BI ₁	41	Input	TYPE1
24	BI ₂	39	Input	TYPE1
23	BI ₃	38	Input	TYPE1
22	BI ₄	36	Input	TYPE1
21	BI ₅	35	Input	TYPE1
20	BI ₆	33	Input	TYPE1
19	BI ₇	32	Input	TYPE1
18	BI ₈	30	Input	TYPE1
17	AO ₀	2	Output	TYPE2
16	AO ₁	4	Output	TYPE2
15	AO ₂	5	Output	TYPE2
14	AO ₃	7	Output	TYPE2
13	AO ₄	8	Output	TYPE2
12	AO ₅	10	Output	TYPE2
11	AO ₆	11	Output	TYPE2
10	AO ₇	13	Output	TYPE2
9	AO ₈	14	Output	TYPE2
8	BO ₀	15	Output	TYPE2
7	BO ₁	16	Output	TYPE2
6	BO ₂	18	Output	TYPE2
5	BO ₃	19	Output	TYPE2
4	BO ₄	21	Output	TYPE2
3	BO ₅	22	Output	TYPE2
2	BO ₆	24	Output	TYPE2
1	BO ₇	25	Output	TYPE2
0	BO ₈	27	Output	TYPE2

Absolute Maximum Ratings (Note 2)			ESD (Min)	2000V	
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.					
Supply Voltage (V_{CC})		-0.5V to +7.0V			
DC Input Diode Current (I_{IK})					
$V_I = -0.5V$		-20 mA			
$V_I = V_{CC} + 0.5V$		+20 mA			
DC Output Diode Current (I_{OK})					
$V_O = -0.5V$		-20 mA			
$V_O = V_{CC} + 0.5V$		+20 mA			
DC Output Voltage (V_O)		-0.5V to $V_{CC} + 0.5V$			
DC Output Source/Sink Current (I_O)		± 70 mA			
DC V_{CC} or Ground Current					
Per Output Pin		± 70 mA			
Junction Temperature					
Cerpack		+175°C			
Storage Temperature		-65°C to +150°C			
Recommended Operating Conditions					
Supply Voltage (V_{CC})					
SCAN Products		4.5V to 5.5V			
Input Voltage (V_I)		0V to V_{CC}			
Output Voltage (V_O)		0V to V_{CC}			
Operating Temperature (T_A)					
Military		-55°C to +125°C			
Minimum Input Edge Rate dV/dt		125 mV/ns			
V_{IN} from 0.8V to 2.0V					
V_{CC} @ 4.5V, 5.5V					
Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of SCAN circuits outside databook specifications.					
DC Electrical Characteristics					
Symbol	Parameter	V_{CC} (V)	Military	Units	Conditions
			$T_A =$ -55°C to +125°C		
			Guaranteed Limits		
V_{IH}	Minimum High Input Voltage	4.5	2.0	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		5.5	2.0		
V_{IL}	Maximum Low Input Voltage	4.5	0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		5.5	0.8		
V_{OH}	Minimum High Output Voltage	4.5	3.15	V	$I_{OUT} = -50 \mu A$
			4.15		
		4.5	2.4	V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -24 mA$
			2.4		
V_{OL}	Maximum Low Output Voltage	4.5	0.1	V	$I_{OUT} = 50 \mu A$
			0.1		
		4.5	0.55	V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 48 mA$
			0.55		
I_{IN}	Maximum Input Leakage Current	5.5	± 1.0	μA	$V_I = V_{CC}$, GND
I_{IN} TDI, TMS	Maximum Input Leakage	5.5	3.7	μA	$V_I = V_{CC}$
			-385	μA	$V_I = GND$
	Minimum Input Leakage	5.5	-160	μA	$V_I = GND$
I_{OLD}	(Note 3) Minimum Dynamic Output Current	5.5	63	mA	$V_{OLD} = 0.8V$ Max
I_{OHD}				-27	mA
I_{OZ}	Maximum Output Leakage Current	5.5	± 10.0	μA	V_I (OE) = V_{IL} , V_{IH}
I_{OS}	Output Short Circuit Current	5.5	-100	mA Min	$V_O = 0V$
I_{CC}	Maximum Quiescent Supply Current	5.5	168	μA	$V_O = \text{Open}$ TDI, TMS = V_{CC}
			930	μA	$V_O = \text{Open}$ TDI, TMS = GND

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC} (V)	Military		Units	Conditions		
			T _A = -55°C to +125°C					
			Guaranteed Limits					
I _{CCt}	Maximum I _{CC} per Input	5.5	2.0	mA	V _I = V _{CC} - 2.1V	V _I = V _{CC} - 2.1V TDI/TMS Pin, Test One with the Other Floating		
		5.5	2.15	mA	V _I = V _{CC} - 2.1V TDI/TMS Pin, Test One with the Other Floating			

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: All outputs loaded; thresholds associated with output under test.

Note 5: Maximum test duration 2.0 ms, one output loaded at a time.

Noise Specifications

Symbol	Parameter	V _{CC} (V)	Military		Units	Fig. No.		
			T _A = -55°C to +125°C					
			Guaranteed Limits					
V _{OLP}	Maximum High Output Noise (Notes 6, 7)	5.0	0.8		V			
V _{OLV}	Minimum Low Output Noise (Notes 6, 7)	5.0	-0.8		V			

Note 6: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW.

Note 7: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH.

AC Electrical Characteristics

Normal Operation

Symbol	Parameter	V _{CC} (V) (Note 8)	Military		Units	Fig. No.		
			T _A = -55°C to +125°C C _L = 50 pF					
			Min	Max				
t _{PLH} , t _{PHL}	Propagation Delay, D to Q	5.0	2.5	11.0	ns			
t _{PLH} , t _{PHL}	Propagation Delay, LE to Q	5.0	2.5	11.5	ns			
t _{PLZ} , t _{PHZ}	Disable Time	5.0	2.5	12.0	ns			
t _{PZL} , t _{PZH}	Enable Time	5.0	2.5	13.0	ns			
t _{PLZ} , t _{PHZ}	Disable Time	5.0	1.5	11.0	ns			
t _{PZL} , t _{PZH}	Enable Time	5.0	1.5	10.3	ns			
t _{PLZ} , t _{PHZ}	Disable Time	5.0	2.0	13.5	ns			
t _{PZL} , t _{PZH}	Enable Time	5.0	2.0	11.5	ns			

Note 8: Voltage Range 5.0 is 5.0V ±0.5V.

AC Operating Requirements

Normal Operation

Symbol	Parameter	V _{CC} (V) (Note 9)	Military		Units	Fig. No.		
			T _A = -55°C to +125°C C _L = 50 pF					
			Guaranteed Minimum					
t _S	Setup Time, H or L	5.0	3.0		ns			

AC Operating Requirements (Continued)

Normal Operation

Symbol	Parameter	V_{CC} (V) (Note 9)	Military		Units	Fig. No.		
			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50$ pF					
			Guaranteed Minimum					
	Data to LE							
t_H	Hold Time, H or L LE to Data	5.0	1.5	ns				
t_W	LE Pulse Width	5.0	5.0	ns				

Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$.

AC Electrical Characteristics

Scan Test Operation

Symbol	Parameter	V_{CC} (V) (Note 10)	Military		Units	Fig. No.		
			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50$ pF					
			Min	Max				
$t_{PLH},$ t_{PHL}	Propagation Delay TCK to TDO	5.0	3.5 3.5	15.8 15.8	ns			
$t_{PLZ},$ t_{PHZ}	Disable Time TCK to TDO	5.0	2.5 2.5	12.8 12.8	ns			
$t_{PZL},$ t_{PZH}	Enable Time TCK to TDO	5.0	3.0 3.0	16.7 16.7	ns			
$t_{PLH},$ t_{PHL}	Propagation Delay TCK to Data Out during Update-DR State	5.0	5.0 5.0	21.7 21.7	ns			
$t_{PLH},$ t_{PHL}	Propagation Delay TCK to Data Out during Update-IR State	5.0	5.0 5.0	22.0 22.0	ns			
$t_{PLH},$ t_{PHL}	Propagation Delay TCK to Data Out during Test Logic Reset State	5.0	5.5 5.5	23.0 23.0	ns			
$t_{PLZ},$ t_{PHZ}	Propagation Delay TCK to Data Out during Update-DR State	5.0	4.0 4.0	19.6 19.6	ns			
$t_{PLZ},$ t_{PHZ}	Propagation Delay TCK to Data Out during Update-IR State	5.0	5.0 5.0	22.4 22.4	ns			
$t_{PLZ},$ t_{PHZ}	Propagation Delay TCK to Data Out during Test Logic Reset State	5.0	5.0 5.0	23.3 23.3	ns			
$t_{PZL},$ t_{PZH}	Propagation Delay TCK to Data Out during Update-DR State	5.0	5.0 5.0	22.6 22.6	ns			

AC Electrical Characteristics (Continued)

Scan Test Operation

Symbol	Parameter	V _{CC} (V) (Note 10)	Military		Units	Fig. No.		
			T _A = -55°C to +125°C C _L = 50 pF					
			Min	Max				
t _{PZL} , t _{PZH}	Propagation Delay TCK to Data Out during Update-IR State	5.0	6.5 6.5	26.2 26.2	ns			
t _{PZL} , t _{PZH}	Propagation Delay TCK to Data Out during Test Logic Reset State	5.0	7.0 7.0	27.4 27.4	ns			

Note 10: Voltage Range 5.0 is 5.0V $\pm 0.5V$.

All propagation delays involving TCK are measured from the falling edge of TCK.

AC Operating Requirements

Scan Test Operation

Symbol	Parameter	V _{CC} (V) (Note 11)	Military		Units	Fig. No.		
			T _A = -55°C to +125°C C _L = 50 pF					
			Guaranteed Minimum					
t _S	Setup Time, Data to TCK (Note 13)	5.0	3.0		ns			
t _H	Hold Time, TCK to Data (Note 13)	5.0	5.5		ns			
t _S	Setup Time, H or L AOE ₁ , BOE ₁ to TCK (Note 15)	5.0	3.0		ns			
t _H	Hold Time, H or L TCK to AOE ₁ , BOE ₁ (Note 15)	5.0	4.5		ns			
t _S	Setup Time, H or L Internal AOE, BOE, to TCK (Note 14)	5.0	3.0		ns			
t _H	Hold Time, H or L TCK to Internal AOE, BOE (Note 14)	5.0	3.0		ns			
t _S	Setup Time ALE, BLE (Note 12) to TCK	5.0	3.0		ns			
t _H	Hold Time TCK to ALE, BLE (Note 12)	5.0	4.0		ns			
t _S	Setup Time, H or L TMS to TCK	5.0	8.0		ns			
t _H	Hold Time, H or L TCK to TMS	5.0	2.0		ns			
t _S	Setup Time, H or L TDI to TCK	5.0	4.0		ns			
t _H	Hold Time, H or L TCK to TDI	5.0	4.5		ns			
t _W	Pulse Width TCK	H L	12.0 5.0		ns			
f _{max}	Maximum TCK Clock Frequency	5.0	25	MHz				

AC Operating Requirements (Continued)

Scan Test Operation

Symbol	Parameter	V _{cc} (V) (Note 11)	Military		Units	Fig. No.		
			T _A = -55°C to +125°C C _L = 50 pF					
			Guaranteed Minimum					
T _{pu}	Wait Time, Power Up to TCK	5.0	100	ns				
T _{dn}	Power Down Delay	0.0	100	ms				

Note 11: Voltage Range 5.0 is 5.0V \pm 0.5V.

All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Note 12: Timing pertains to BSR 37 and 40 only.


Note 13: This delay represents the timing relationship between the data input and TCK at the associated scan cells numbered 0-8, 9-17, 18-26 and 27-35.

Note 14: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.

Note 15: Timing pertains to BSR 38 and 41 only.


Capacitance

Symbol	Parameter	Max	Units	Conditions
C _{IN}	Input Pin Capacitance	5.0	pF	V _{cc} = 5.0V
C _{OUT}	Output Pin Capacitance	15.0	pF	V _{cc} = 5.0V
C _{PD}	Power Dissipation Capacitance	35.0	pF	V _{cc} = 5.0V



SCAN18373T Transparent Latch with TRI-STATE Outputs

Physical Dimensions inches (millimeters) unless otherwise noted



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor
Corporation
Americas**
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor
Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

**National Semiconductor
Asia Pacific Customer
Response Group**
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

**National Semiconductor
Japan Ltd.**
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179