

FEATURES

- Complies with Bellcore and ITU-T specifications
- On-chip high-frequency PLLs for clock generation and clock recovery
- Supports 155.52 Mbps (OC-3) and 622.08 Mbps (OC-12)
- Selectable reference frequencies of 19.44, 38.88, 51.84 or 77.76 MHz
- Interface to both LVPECL and TTL logic
- Simple interface with 3.3 V or 5 V Optical modules
- Directly compatible with 3.3 V or 5 V network interface devices
- 8-bit TTL data path
- Compact 14 mm 80 PQFP package
- Diagnostic loopback mode
- Lock detect
- Low jitter LVPECL interface
- Single 3.3 V supply

APPLICATIONS

- SONET/SDH-based transmission systems
- SONET/SDH modules
- SONET/SDH test equipment
- ATM over SONET/SDH
- Section repeaters
- Add Drop Multiplexers (ADM)
- Broad-band cross-connects
- Fiber optic terminators
- Fiber optic test equipment


GENERAL DESCRIPTION

The S3019 SONET/SDH transceiver chip is a fully integrated serialization/deserialization SONET OC-12 (622.08 Mbit/s) and OC-3 (155.52 Mbps) interface device. The chip performs all necessary serial-to-parallel and parallel-to-serial functions in conformance with SONET/SDH transmission standards. The device is suitable for SONET-based ATM applications. Figure 1 shows a typical network application.

On-chip clock synthesis is performed by the high-frequency phase-locked loop on the S3019 transceiver chip allowing the use of a slower external transmit clock reference. Clock recovery is performed on the device by synchronizing its on-chip VCO directly to the incoming data stream. The S3019 also performs SONET/SDH frame detection. The chip can be used with a 19.44, 38.88, 51.84 or 77.76 MHz reference clock, in support of existing system clocking schemes.

The low jitter LVPECL interface guarantees compliance with the bit-error rate requirements of the Bellcore and ITU-T standards. The S3019 is packaged in a 14 mm 80 PQFP, offering designers a small package outline.

Figure 1. System Block Diagram



SONET OVERVIEW

Synchronous Optical Network (SONET) is a standard for connecting one fiber system to another at the optical level. SONET, together with the Synchronous Digital Hierarchy (SDH) administered by the ITU-T, forms a single international standard for fiber interconnect between telephone networks of different countries. SONET is capable of accommodating a variety of transmission rates and applications.

The SONET standard is a layered protocol with four separate layers defined. These are:

- Photonic
- Section
- Line
- Path

Figure 2 shows the layers and their functions. Each of the layers has overhead bandwidth dedicated to administration and maintenance. The photonic layer simply handles the conversion from electrical to optical and back with no overhead. It is responsible for transmitting the electrical signals in optical form over the physical media. The section layer handles the transport of the framed electrical signals across the optical cable from one end to the next. Key functions of this layer are framing, scrambling, and error monitoring. The line layer is responsible for the reliable transmission of the path layer information stream carrying voice, data, and video signals. Its main functions are synchronization, multiplexing, and reliable transport. The path layer is responsible for the actual transport of services at the appropriate signaling rates.

Data Rates and Signal Hierarchy

Table 1 contains the data rates and signal designations of the SONET hierarchy. The lowest level is the basic SONET signal referred to as the synchronous transport

signal level-1 (STS-1). An STS- N signal is made up of N byte-interleaved STS-1 signals. The optical counterpart of each STS- N signal is an optical carrier level- N signal (OC- N). The S3019 chip supports OC-3 and OC-12 rates (155.52 and 622.08 Mbit/s).

Frame and Byte Boundary Detection

The SONET/SDH fundamental frame format for STS-12 consists of 36 transport overhead bytes followed by Synchronous Payload Envelope (SPE) bytes. This pattern of 36 overhead and 1044 SPE bytes is repeated nine times in each frame. Frame and byte boundaries are detected using the A1 and A2 bytes found in the transport overhead. (See Figure 3.)

For more details on SONET operations, refer to the Bellcore SONET standard document.

Figure 2. SONET Structure





Table 1. SONET Signal Hierarchy

Elec.	ITU-T	Optical	Data Rate (Mbit/s)
STS-1		OC-1	51.84
STS-3	STM-1	OC-3	155.52
STS-12	STM-4	OC-12	622.08
STS-24	STM-8	OC-24	1244.16
STS-48	STM-16	OC-48	2488.32

Figure 3. STS-12/OC-12 Frame Format



S3019 OVERVIEW

The S3019 transceiver implements SONET/SDH serialization/deserialization, transmission, and frame detection/recovery functions. The block diagram in Figure 4 shows the basic operation of the chip. This chip can be used to implement the front end of SONET equipment, which consists primarily of the serial transmit interface and the serial receive interface. The chip handles all the functions of these two elements, including parallel-to-serial and serial-to-parallel conversion, clock generation and recovery, and system timing. The system timing circuitry consists of management of the data stream, framing, and clock distribution throughout the front end.

The S3019 is divided into a transmitter section and a receiver section. The sequence of operations is as follows:

Transmitter Operations:

1. 8-bit parallel input
2. Parallel-to-serial conversion
3. Serial output

Receiver Operations:

1. Clock and data recovery from serial input
2. Frame detection
3. Serial-to-parallel conversion
4. 8-bit parallel output


Internal clocking and control functions are transparent to the user.

A lock detect feature is provided on the S3019, which indicates that the PLL is locked (synchronized) to the incoming data stream, and facilitates continuous down-stream clocking in the absence of data.

Table 2. Suggested Interface Devices

AMCC CONGO (S1201) POS/ATM SONET Mapper
AMCC NILE (S1202) ATM SONET Mapper

Figure 4. S3019 Transceiver Functional Block Diagram



S3019 TRANSCEIVER FUNCTIONAL DESCRIPTION

TRANSMITTER OPERATION

The S3019 transceiver chip performs the serializing stage in the processing of a transmit SONET STS-3 or STS-12-bit serial data stream. It converts the 8-bit parallel 19.44 or 77.76 Mbps data stream into bit serial format at 155.52 or 622.08 Mbps.

A high-frequency bit clock can be generated from a 19.44 or 77.76 MHz frequency reference by using an integral frequency synthesizer consisting of a phase-locked loop circuit with a divider in the loop.

Diagnostic loopback is provided (transmitter to receiver). See Other Operating Modes on page 7.

Clock Synthesizer

The clock synthesizer, shown in the block diagram in Figure 4, is a monolithic PLL that generates the serial output clock phase synchronized with the input reference clock (REFCLKP/N or TTLREF).

The REFCLKP/N or TTLREF input must be generated from a crystal oscillator which has a frequency accuracy that meets the value stated in Table 9 in order for the TSCLK frequency to have the same accuracy required for operation in a SONET system. Lower accuracy crystal oscillators may be used in applications less demanding than SONET/SDH.

The on-chip PLL consists of a phase detector, which compares the phase relationship between the VCO output and the REFCLKP/N or TTLREF input, a loop filter which converts the phase detector output into a smooth DC voltage, and a VCO, whose frequency is varied by this voltage.

The loop filter generates a VCO control voltage based on the average DC level of the phase discriminator output pulses. A single external clean-up capacitor is utilized as part of the loop filter. The loop filter's corner frequency is optimized to minimize output phase jitter.

Table 3. Reference Frequency Options

MODE [1:0]	REFERENCE CLOCK FREQUENCY	OPERATING MODE
00	19.44 MHz	STS-12
01	38.88 MHz	STS-12
10	51.84 MHz	STS-12
11	77.76 MHz	STS-12
0 NC	19.44 MHz	STS-3
1 NC	38.88 MHz	STS-3
NC 0	51.84 MHz	STS-3
NC 1	77.76 MHz	STS-3*
NC NC	Not Allowed	

* Only valid in SLP mode.

Timing Generation

The timing generation function, seen in Figure 4, provides a byte rate version of the transmit serial clock. This circuitry also provides an internally generated load signal, which transfers the PIN[7:0] data from the parallel input register to the serial shift register.

The PCLK output is a byte rate version of transmit serial clock at 19.44 or 77.76 MHz. PCLK is intended for use as a byte speed clock for upstream multiplexing and overhead processing circuits. Using PCLK for upstream circuits will ensure a stable frequency and phase relationship between the data coming into and leaving the S3019 device.

Parallel-to-Serial Converter

The parallel-to-serial converter shown in Figure 4 is comprised of two byte-wide registers. The first register latches the data from the PIN[7:0] bus on the rising edge of PICLK. The second register is a parallel loadable shift register which takes its parallel input from the first register.

The load signal, which latches the data from the parallel to the serial shift register, has a fixed relationship to PCLK. If PICLK is tied to PCLK, the PIN[7:0] data latched into the parallel register will meet the timing specifications with respect to the load signal. If PICLK is not tied to PCLK, the delay must meet the timing requirements shown in Table 14.

Table 4. Reference Jitter Limits

Frequency Band	Maximum Reference Clock Jitter	Operating Mode
12 kHz to 5 MHz	14 ps rms	STS-12
12 kHz to 1 MHz	56 ps rms	STS-3

RECEIVER OPERATION

The S3019 transceiver chip provides the first stage of digital processing of a receive SONET STS-3 or STS-12 bit-serial stream. It converts the bit-serial 155.52 or 622.08 Mbps data stream into a 19.44 or 77.76 Mbps 8-bit parallel data format.

Clock recovery is performed on the incoming scrambled NRZ data stream. A 19.44 or 77.76 MHz reference clock is required for phase locked loop start-up and proper operation under loss of signal conditions. An integral prescaler and phase locked loop circuit is used to multiply this reference to the nominal bit rate.

A loopback mode is provided for diagnostic loopback (transmitter to receiver).

Clock Recovery

Clock recovery, as shown in the block diagram in Figure 4, generates a clock that is at the same frequency as the incoming data bit rate at the RSD input or, in loopback, the transmitter data output. The clock is phase aligned by a PLL so that it samples the data in the center of the data eye pattern.


The phase relationship between the edge transitions of the data and those of the generated clock are compared by a phase/frequency discriminator. Output pulses from the discriminator indicate the required direction of phase corrections. These pulses are smoothed by an integral loop filter. The output of the loop filter controls the frequency of the Voltage Controlled Oscillator (VCO), which generates the recovered clock.

Frequency stability without incoming data is guaranteed by an alternate reference input (REFCLK) that the PLL locks onto when data is lost. If the frequency of the incoming signal varies by greater than the value specified in Table 9 with respect to REFCLKP/N, the PLL will be declared out of lock, and the PLL will lock to the reference clock. The assertion of LOS will also cause an out of lock condition.

The loop filter transfer function is optimized to enable the PLL to track the jitter, yet tolerate the minimum transition density expected in a received SONET data signal. This transfer function yields the typical capture time stated in Table 9 for random incoming NRZ data.

The total loop dynamics of the clock recovery PLL yield a jitter tolerance which exceeds the minimum tolerance proposed for SONET equipment by the Bellcore TA-NWT-000253 standard, shown in Figure 5.

Figure 5. Clock Recovery Jitter Tolerance



Lock Detect

The S3019 contains a lock detect circuit which monitors the integrity of the serial data inputs. If the received serial data fails the run length or frequency test, the PLL will be forced to lock to the local reference clock. This will maintain the correct frequency of the POCLK output under loss of signal or loss of lock conditions. If the serial data inputs have a run length greater than 80-bit times with no transitions, the PLL will be declared out of lock. In addition, if the recovered clock frequency deviates from the local reference clock frequency by more than the specified ppm, the PLL will also be declared out of lock. The lock detect circuit will poll the input data stream in an attempt to reacquire lock to data. If the recovered clock frequency is determined to be within the specified ppm and the run length check indicates valid data, the PLL will be declared in lock and the lock detect output will go active. See Table 9.

Backup Reference Generator

The backup reference generator seen in Figure 4 provides backup reference clock signals to the clock recovery block when the clock recovery block detects a loss of signal condition. It contains a counter that divides the clock output from the clock recovery block down to the same frequency as the reference clock REFCLKP/N.

Frame and Byte Boundary Detection

The frame and byte boundary detection circuitry searches the incoming data for three consecutive A1 bytes followed immediately by three consecutive A2 bytes. Framing pattern detection is enabled and disabled by the out-of-frame (OOF) input. Detection is enabled by a rising edge on OOF, and remains enabled for the duration that OOF is set High. It is disabled when a framing pattern is detected and OOF is no longer set High. When framing pattern detection is enabled, the framing pattern is used to locate byte and frame boundaries in the incoming data stream (RSD or looped transmitter data). The timing generator block takes the located byte boundary and uses it to block the incoming data stream into bytes for output on the parallel output data bus (POUTP/N[7:0]). The frame boundary is reported on the Frame Pulse (FP) output when any 48-bit pattern matching the framing pattern is detected on the incoming data stream. When framing pattern detection is disabled, the byte boundary is frozen to the location found when detection was previously enabled. Only framing patterns aligned to the fixed byte boundary are indicated on the FP output.

The probability that random data in an STS-3 or STS-12 stream will generate the 48-bit framing pattern is extremely small. It is highly improbable that a mimic pattern would occur within one frame of data. Therefore, the time to match the first frame pattern and to verify it with down-stream circuitry, at the next occurrence of the pattern, is expected to be less than the required 250 μ s, even for extremely high bit error rates.

Once down-stream overhead circuitry has verified that frame and byte synchronization are correct, the OOF input can be set low to disable the frame search process from trying to synchronize to a mimic frame pattern

Serial-to-Parallel Converter

The Serial to Parallel Converter consists of three 8-bit registers. The first is a serial-in, parallel-out shift register, which performs serial-to-parallel conversion clocked by the clock recovery block. The second is an 8-bit internal holding register, which transfers data from the serial-to-parallel register on byte boundaries as determined by the frame and byte boundary detection block. On the falling edge of the free running POCLK, the data in the holding register is transferred to an output holding register which drives POUT[7:0].

The delay through the serial-to-parallel converter can vary from 1.5 to 3.5 byte periods (12 to 28 serial bit periods) measured from the first bit of an incoming byte to the beginning of the parallel output of that byte. The variation in the delay is dependent on the alignment of the internal parallel load timing, which is synchronized to the data byte boundaries, with respect to the falling edge of POCLK, which is independent of the byte boundaries. The advantage of this serial to parallel converter is that POCLK is neither truncated nor extended during reframe sequences.

(See Figures 13 through 15.)

Parity Calculation and Detection

The receiver section calculates odd parity for the POUT[7:0] signals and provides the result at the PAROUT pin. For example:

$$\begin{aligned} \text{POUT}[7:0] &= 1001\ 1000; \text{PAROUT} = 1 \\ \text{POUT}[7:0] &= 1100\ 1001; \text{PAROUT} = 0 \end{aligned}$$

The transmitter performs parity error detection over the PIN[7:0] data and the PARIN input. The result of the detection is provided at the PARERR output. Note that the PARIN should be calculated by the same method as the receiver section PAROUT.

OTHER OPERATING MODES

Diagnostic Loopback

When the Diagnostic Loopback Enable (DLEB) input is low, a loopback from the transmitter to the receiver at the serial data rate can be set up for diagnostic purposes. The differential serial output data from the transmitter is routed to the serial-to-parallel block in place of the normal data stream (RSD). SDPECL must be High for diagnostic loopback.

Line Loopback

The Line Loopback circuitry consists of alternate clock and data output drivers. For the S3019, it selects the source of the data and clock which is output on TSD and TSCLK. When the Line Loopback Enable input (LLEB) is high, it selects data and clock from the Parallel to Serial Converter block. When LLEB is Low and BYPASS is inactive, the recovered clock is used to retime the incoming data before driving the TSDP/N output. The TSCLKP/N output will be driven by the recovered clock. When LLEB is Low and BYPASS is active, the RSCLKP/N input is used to retime the incoming data before driving the RSDP/N input.

Serial Loop Timing

In Serial Loop Timing mode (SLPTIME), the clock synthesizer PLL of the S3019 is bypassed, and the timing of the entire transmitter section is controlled by the receive serial clock. This mode is entered using the SLPTIME input.

In this mode the REFCLKP/N input is not used, and the MODE[1:0] inputs are ignored for all transmit functions. It should be carefully noted that the internal PLL continues to operate in this mode, and continues as the source for the (19, 38, 51) MHZCLK, and if these signals are being used (e.g. as the reference for an external clock recovery device), the REFCLKP/N and MODE[1:0] inputs must be properly driven.

Reference Loop Timing

In reference loop timing mode, the clock synthesizer PLL is still used as the clock source for the transmit section. However, the parallel receive clock is used as the reference clock for the clock synthesizer PLL. The MODE[1:0] inputs must be in the 1,1 state for STS-12 operation or 0,NC for STS-3 operation.

Forward Clocking

For both 77.78 MHz and 38.88 MHz reference operation, the S3019 operates in the forward clocking mode. The PLL locks the PCLK output of the transmitter section to the REFCLK with a fixed and repeatable phase relation. This allows the transmitter data source to also be the timing source for the serial clock synthesis.

The rising edge of PCLK is locked to the rising edge of REFCLKP, with a maximum delay of 8 to 10 nsec due to the PCLK TTL output driver.

For operation at 19.44 MHz and 51.84 MHz references, separate timing paths are used for PLL control and PCLK generation, and forward clocking is not recommended.

“Squelched Clock” Operation

Some integrated optical receiver/clock recovery modules force their recovered serial receive clock output to the logic zero state if the optical signal is removed or reduced below a fixed threshold. This condition is accompanied by the expected deassertion of the signal detect output.

The S3019 has been designed (BYPASS mode) for operation with clock recovery devices that provide continuous serial clock for seamless downstream clocking in the event of optical signal loss. For operation with an optical transceiver that provides the “squelched clock” behavior as described above, the S3019 can be operated in the “squelched clock mode” by activating the SQUELCH pin.

In this condition, the receive serial clock RSCLKP/N is used for all receiver timing when the SDPECL/SDTTL inputs are in the active state. When the SDPECL/SDTTL inputs are placed in the inactive state (usually by the deassertion of LOCKDET or signal detect from the optical transceiver/clock recovery unit) the transmitter serial clock will be used to maintain timing in the receiver section. This will allow the POCLK to continue to run and the parallel outputs to flush out the last received characters and the assume the all zero state imposed at the serial data input.

It is important to note that in this mode there will be a random 1.6 nsec shortening or lengthening of the POCLK cycle, resulting in an apparent phase shift in the POCLK at the deassertion of the SD condition. Another similar phase shift will occur when the SD condition is reasserted.

In the normal operating mode with both BYPASS and SQUELCH inputs inactive, there will be no phase discontinuities at the POCLK output during signal loss or reacquisition (assuming operation with continuous clocking from the CRU device such as the AMCC S3026 or S3027).

Table 5. S3019 Transmitter Pin Assignment and Descriptions (Active High unless otherwise stated.)

Pin Name	Level	I/O	Pin #	Description
PIN7 PIN6 PIN5 PIN4 PIN3 PIN2 PIN1 PIN0	LVTTL	I	72 71 70 69 68 67 66 65	Parallel Data Input, a 77.76 Mbps or 19.44 Mbps word, aligned to the PICLK parallel input clock. PIN[7] is the most significant bit (corresponding to bit 1 of each PCM word, the first bit transmitted). PIN[0] is the least significant bit (corresponding to bit 8 of each PCM word, the last bit transmitted). PIN[7:0] is sampled on the rising edge of PICLK.
PICLK	LVTTL	I	74	Parallel input clock, a 77.76 or 19.44 MHz, nominally 50% duty cycle input clock, to which PIN[7:0] is aligned. PICLK is used to transfer the data on the PIN inputs into a holding register in the parallel-to-serial converter. The rising edge of PICLK samples PIN[7:0]. After a master reset, two rising edges of PICLK are required to fully initialize the internal datapath.
CAP1 CAP2	Analog	I	12 11	Loop Filter Capacitor. The external loop filter capacitor and resistors are connected to these pins. The capacitor value should be $0.01\mu\text{F} \pm 10\%$ tolerance, X7'R dielectric. 50 volt is recommended (16 volt is acceptable).
TSDP TSDN	Diff. LVPECL	O	21 22	Transmit Serial Data. Differential LVPECL serial data stream signals, normally connected to an optical transmitter module.
TSCLKP TSCLKN	Diff. LVPECL	O	25 24	Transmit Serial Clock. Clock that can be used to retime the TSD signal. This clock will be 622.08 MHz or 155.52 MHz, depending on the operating mode.
PCLK	LVTTL	O	76	Parallel Clock. A Parallel Clock is generated by dividing the internal bit clock by eight. It is normally used to coordinate byte-wide transfers between upstream logic and the S3019 device.
38MHZCLK	LVTTL	O	1	38 MHZ Clock Output. A 38.88 MHz clock which can be used as a stable clock source by the controller device. This clock is divided down from the transmit serial clock and operates at 38.88 MHz for all operating modes.
PARIN	LVTTL	I	73	Parity Input. Odd parity input for the 8-bit PIN[7:0] data bus.
PARERR	LVTTL	O	77	Parity Error. Indicates to the controller that a parity error has been detected on the PIN[7:0] data bus for the previous byte of data.
51MHZCLK	LVTTL	O	3	51 MHz Clock Output. A 51.84 MHz clock which can be used as a stable clock source by the controller device. This clock is divided down from the clock synthesis PLL serial clock and operates at 51 MHz for all operating modes.
19MHZCLK	LVTTL	O	80	19 MHz Clock Output. A 19.44 MHz clock output which is intended to be connected to the fiber optic module backup reference clock if a clock and data recovery circuit is used inside the module. This will maintain downstream clocking under loss of signal conditions. This clock is divided down from the clock synthesis PLL serial clock and operates at 19.44 MHz for all operating modes.

Table 6. S3019 Receiver Pin Assignment and Descriptions (Active High unless otherwise stated.)

Pin Name	Level	I/O	Pin #	Description
RSDP RSDN	Diff. LVPECL	I	32 33	Receive Serial Data stream signals. Normally connected to an optical receiver module. A clock is recovered from transitions on the RSD inputs.
OOF	LVTTL	I	42	Out of Frame Indicator used to enable framing pattern detection logic in the S3019. The framing pattern detection logic is enabled by a rising edge on OOF, and remains enabled until frame boundary is detected or when OOF is set low, whichever is longer. OOF is an asynchronous signal with a minimum pulse width of one POCLK period. (See Figures 13 through 15.)
SDPECL	LVPECL	I	27	Signal Detect. LVPECL with internal pull-down. Active High when SDTTL is held at logic 0. A single-ended 10 k LVPECL input to be driven by the external optical receiver module to indicate a loss of received optical power. When SDPECL is inactive, the data on the Serial Data In (RSDP/N) pins will be internally forced to a constant zero. When SDPECL is active, data on the RSDP/N pins will be processed normally. When SDTTL is to be connected to the optical receiver module instead of SDPECL, then SDPECL should be tied High to implement an active Low Signal Detect, or left unconnected to implement an active High Signal Detect.
SDTTL	LVTTL	I	26	Signal Detect. Active High when SDPECL is unconnected (logic 0). Active Low when SDPECL is held at logic 1. A single-ended LVTTL input to be driven by the external optical receiver module to indicate a loss of received optical power. When SDTTL is inactive, the data on the RSDP/N pins will be internally forced to a constant zero. When SDTTL is active, data on the RSDP/N pins will be processed normally.
POUT7 POUT6 POUT5 POUT4 POUT3 POUT2 POUT1 POUT0	LVTTL	O	54 53 52 50 49 48 46 45	Parallel Data Output bus. A 77.76 Mbps or 19.44 Mbps, aligned to the POCLK parallel output clock. POUT[7] is the most significant bit (corresponding to bit 1 of each PCM word, the first bit received). POUT[0] is the least significant bit (corresponding to bit 8 of each PCM word, the last bit received). POUT[7:0] is updated on the falling edge of POCLK.
FP	LVTTL	O	44	Frame Pulse. Indicates frame boundaries in the incoming data stream (RSD). If framing pattern detection is enabled, as controlled by the OOF input, FP pulses High for one POCLK cycle when a 48-bit sequence matching the framing is detected on the RSD inputs. When framing pattern detection is disabled, FP pulses High when the incoming data stream, after byte alignment, matches the framing pattern. FP is updated on the falling edge of POCLK.
PAROUT	LVTTL	O	57	Parity Output. Odd parity calculated for the POUT[7:0] data bus.
RSCLKP RSCLKN	Diff. LVPECL	I	36 37	Receive Serial Clock. Used in Bypass mode to supply a clock input for the RSDP/N inputs. (Tie to logic zero when not in bypass mode).
BYPASS	LVTTL	I	61	Bypass Enable. Active High. Enables the RSCLKP/N input to be used in place of the internal recovered clock.

Table 6. S3019 Receiver Pin Assignment and Descriptions (Active High unless otherwise stated.)—Cont'd

Pin Name	Level	I/O	Pin #	Description
POCLK	LVTTL	O	56	Parallel Output Clock. A 77.76 or 19.44 MHz, nominally 50% duty cycle, byte rate output clock that is aligned to POUT[7:0] byte serial output data. POUT[7:0] and FP are updated on the falling edge of POCLK.
RXLOCKDET	LVTTL	O	58	Lock Detect. Clock recovery indicator that is set High when the internal clock recovery has locked onto the incoming data stream. RXLOCKDET is an asynchronous output.


Table 7. S3019 Common Pin Assignment and Descriptions

Pin Name	Level	I/O	Pin #	Description
TSTRST	LVPECL	I	15	Test RESET signal. Active High. Set High to initialize the PLL during production tests.
REFCLKP REFCLKN	Diff. LVPECL	I	8 7	Reference Clock. Used as the reference for the internal bit clock frequency synthesizer. (Must be connected to a logic one state if TTLREF is used).
TTLREF	LVTTL	I	6	TTL Reference. Clock input that can be used as the reference for the internal bit clock frequency synthesizer. (Must be tied High if REFCLKP/N is used).
DLEB	LVTTL	I	40	Diagnostic Loopback Enable. Active Low. Selects diagnostic loopback. When DLEB is High, the S3019 device uses the primary data (RSD) inputs and clock (RSCLK) inputs (if BYPASS is active). When Low, the S3019 device uses the diagnostic loopback clock and data from the transmitter. SDPECL must be High for diagnostic loopback.
RSTB	LVTTL	I	41	Master Reset. Reset input for the device. Active Low. Initializes the device to a known state and forces the PLL to acquire to the reference clock. A reset of at least 16 ms should be applied at power-up and whenever the user wishes to force the PLL to re-acquire to the reference clock. The S3019 will also reacquire to the reference clock if the serial data input is held quiescent for at least 16 ms.
LLEB	LVTTL	I	16	Line Loopback Enable. Active Low. Selects line loopback. When LLEB is Low, the S3019 will route the retimed serial data from the receive section to the transmitter outputs.
MODE1 MODE0	LVTTL	I	62 63	Operating mode select inputs. Used to select the reference clock frequency and the operating speed (see Table 3).
SQUELCH	LVTTL	I	19	Clock Squelch input. Active High. Enables the transmit clock to be used in place of the receive clock under loss of signal conditions in BYPASS mode.
SLPTIME	LVTTL	I	64	Serial Clock Loop Time Select input. Active High. Used to enable the recovered clock from the receive section to be used in place of the synthesized transmit clock.
RLPTIME	LVTTL	I	17	Reference Clock Looptime Select input. Active High. Used to enable the parallel recovered clock from the receiver to be used as the reference clock input to the transmitter.

Table 8. S3019 Power and Ground Pin Assignments

Pin Name	Level	I/O	Pin #	Description
RXAVCC0,1	3.3 V		28 31	Power Supply
RXAGND0,1	GND		29 30	Ground (0 V)
RSCLKGND	GND		34	Ground (0 V)
RSCLKVCC	3.3 V		35	Power Supply
RXCOREVCC	3.3 V		38	Power Supply
RXCOREGND	GND		39	Ground (0 V)
TTLGND	GND		43 51	Ground (0 V)
TTLVCC	3.3 V		47 55	Power Supply
TTLINGND	GND		60	Ground (0 V)
TTLINVCC	3.3 V		59	Power Supply
CLKVCC	3.3 V		2	Power Supply
CLKGND	GND		79	Ground (0 V)
PCLKVCC	3.3 V		75	Power Supply
PCLKGND	GND		78	Ground (0 V)
TXCOREVCC	3.3 V		5	Power Supply
TXCOREGND	GND		4 18	Ground (0 V)
AGND0,1	GND		10 13	Ground (0 V)
AVCC0,1	3.3 V		9 14	Power Supply
TXOUTVCC	3.3 V		20	Power Supply
TXOUTGND	GND		23	Ground (0 V)

Figure 6. 80 PQFP Package

**Thermal Management**

Device	Max Still Air	Θ_{ja} Still Air
S3019	85° C	35° C/W

Figure 7. Pinout Assignments




Table 9. Performance Specifications

Parameter	Min	Typ	Max	Units	Condition
Nominal VCO Center Frequency		622.08 ±12%		MHz	
TSCLK Clock Output Jitter OC-3/STS-3 OC-12/STS-12			32 8	ps(rms) ps(rms)	Given the jitter on REFCLKP/N (12 kHz to 1 MHz band) is less than: 56 ps rms (OC-3) 14 ps rms (OC-12)
Data Output Jitter STS-12 -19.44 MHz Ref. Clk. -38.88 MHz Ref. Clk. -51.84 MHz Ref. Clk -77.76 MHz Ref. Clk. STS-3 -19.44 MHz Ref. Clk -38.88 MHz Ref. Clk -51.84 MHz Ref. Clk.			0.007 0.006 0.005 0.004 0.003 0.002 0.002	UI (rms)	rms jitter, in lock
Reference Clock Frequency Tolerance*	-20		+20	ppm	Required to meet SONET output frequency specification
OC-3/STS-3 and OC-12/STS-12 Capture Range Lock Range Capture Time		± 200 ±12% 32		ppm μsec	With respect to fixed reference frequency
Acquisition Lock Time			16	μsec	Minimum transition density of 20% With device already powered up and valid ref. clk.
Input Data Eye Opening	30			% of UI	Measured BER less than 1×10^{-12}
Reference Clock Input Duty Cycle	30		70	% of UI	
Reference Clock Rise & Fall Times			2.0	ns	20% to 80% of amplitude
LVPECL Output Rise & Fall Times			450	ps	20% to 80%, 51Ω load, 5 pF cap
TSCLK Duty Cycle	40%		60%		% of UI
Frequency difference at which out of lock is declared (REFCLK compared to the divided down VCO clock)	250	290	330	ppm	
Frequency difference at which receive PLL goes into lock (REFCLK compared to the divided down VCO clock)	250	290	330	ppm	
Maximum run length of serial data input before out of lock is declared	80		1000	UI	No transitions on RSDP/N.
OC-12/STS-12 Jitter Tolerance	0.4			UI	Sinusoidal input jitter. Amplitude on SERDATI/P data inputs from 250 KHz to 5 MHz.

* Noise on REFCLKP/N should be less than 14 ps rms in a jitter frequency band from 12 kHz to 5 MHz.

Table 10. Absolute Maximum Ratings

Parameter	Min	Typ	Max	Units
Storage Temperature	-65		150	°C
Voltage on VCC with Respect to GND	-0.5		+5.0	V
Voltage on any LVTTL Input Pin	-0.5		+5.5	V
Voltage on any LVPECL Input Pin	0		VCC	V
LVTTL Output Sink Current			8	mA
LVTTL Output Source Current			8	mA
High Speed LVPECL Output Source Current			50	mA

ESD Ratings

The S3019 is rated to the following ESD voltages based on the human body model:
1. All pins are rated at or above 1500 V except pin3, pin11, pin12 and pin25.

Table 11. Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
Ambient Temperature Under Bias	-40		+85	°C
Junction Temperature Under Bias	-40		+130	°C
Voltage on VCC with Respect to GND 3.3V Operation	3.135	3.3	3.465	V
Voltage on any LVTTL Input Pin	0		5.5	V
Voltage on any LVPECL Input Pin	0		4.0	V

Table 12. LVTTL Input/Output DC Characteristics

Parameter	Description	Min	Typ	Max	Units	Conditions
V_{OH}	Output High Voltage (TTL) 3.3V Power Supply 3.3V Power Supply	2.1 2.2			V V	$V_{CC} = \text{min}$, $I_{OH} = -2.4 \text{ mA}$ $V_{CC} = \text{min}$, $I_{OH} = -.1 \text{ mA}$
V_{OL}	Output Low Voltage (TTL) 3.3V Power Supply			.5	V	$V_{CC} = \text{min}$, $I_{OL} = 2.4 \text{ mA}$
V_{IH}	Input High Voltage (TTL)	2.0		5.5	V	—
V_{IL}	Input Low Voltage (TTL)	0		0.8	V	—
I_{IH}	Input High Current (TTL)			50	μA	$V_{IN} = 2.4 \text{ V}$
I_{IL}	Input Low Current (TTL)	-500		-50	μA	$V_{IN} = 0.5 \text{ V}$
I_{CC}	Supply Current		300	360	mA	Outputs open, $V_{CC} = V_{CC} \text{ max}$
P_D	Power Dissipation		1.0	1.25	W	Outputs open, $V_{CC} = V_{CC} \text{ max}$

Table 13. LVPECL Input/Output DC Characteristics

Parameter	Description	Min	Typ	Max	Unit	Conditions
V _{IL}	Input Low Voltage	V _{CC} -2.000		V _{CC} -1.441	Volts	Guaranteed Input Low Voltage for single-ended inputs
V _{IH}	Input High Voltage	V _{CC} -1.225		V _{CC} -0.570	Volts	Guaranteed Input High Voltage for single-ended inputs
V _{IL}	Input Low Voltage	V _{CC} -2.000		V _{CC} -0.700	Volts	Guaranteed Input Low Voltage for differential inputs
V _{IH}	Input High Voltage	V _{CC} -1.750		V _{CC} -0.450	Volts	Guaranteed Input High Voltage for differential inputs
V _{ID}	Input Diff. Voltage	0.200	0.500	1.400	Volts	Differential Input Voltage
I _{IHD}	Diff. Input High Current	-0.500		20.000	µA	V _{ID} = 500 mV
I _{ILD}	Diff. Input Low Current	-0.500		20.000	µA	V _{ID} = 500 mV
I _{IH}	Single-ended input High Current			100	µA	SD Inputs have internal 24 k to 1.8 V load resistor.
I _{IL}	Single-ended input Low Current			-100	µA	SD Inputs have internal 24 k to 1.8 V load resistor.
V _{OL}	Output Low Voltage	V _{CC} -2.000		V _{CC} -1.500	Volts	51 Ω termination to V _{CC} -2 V
V _{OH}	Output High Voltage	V _{CC} -1.210		V _{CC} -0.670	Volts	51 Ω termination to V _{CC} -2 V
V _{OD}	Output Diff. Voltage	0.390		1.330	Volts	Differential Output Voltage




Table 14. Transmitter AC Timing Characteristics

Parameter	Description	Min	Max	Units
t _{D_{PICLK}}	PICLK Delay from PCLK	0	5.5	ns
t _{S_{PIN}}	PIN [7:0] Setup Time w.r.t. PICLK	1.5		ns
t _{H_{PIN}}	PIN [7:0] Hold Time w.r.t. PICLK	1.0		ns
t _{P_{TSD}}	TSCLK Low to TSD Valid Propagation Delay	-200	600	ps
t _{S_{TSD}}	TSD Setup Time w.r.t. TSCLK	200		ps
t _{H_{TSD}}	TSD Hold Time w.r.t. TSCLK	200		ps
t _{PW_{PAR}}	PARERR Minimum Pulse Width	12.86		ns


Table 15. Receiver AC Timing Characteristics

Parameter	Description	Min	Max	Units
	POCLK Duty Cycle	40	60	%
t _{P_{POUT}}	POCLK Low to POUT [7:0] Valid Prop. Delay @ STS-3 POCLK Low to POUT [7:0] Valid Prop. Delay @ STS-12	-8 -3	0 1	ns ns
t _{S_{POUT}}	POUT[7:0] and FP Setup Time w.r.t. POCLK ¹	4		ns
t _{H_{POUT}}	POUT[7:0] and FP Hold Time w.r.t. POCLK ¹	3		ns
t _{S_{RSD}}	RSDP/N Setup Time w.r.t. RSCLKP/N	400		ps
t _{H_{RSD}}	RSDP/N Hold Time w.r.t. RSCLKP/N	400		ps

1. Setup and hold times are specified for an interface which directly connects the S3019 receiver parallel outputs to the data and clock inputs on an external register.


Figure 8. Transmitter Output Timing**Figure 9. Transmitter Input Timing****Figure 10. Transmitter Parity Output Timing**

1. When a setup time is specified on LVTTI signals between an input and a clock, the setup time is the time in nanoseconds from the 50% cross over point of the input to the 50% cross over point of the clock.
2. When a hold time is specified on LVTTI signals between an input and a clock, the hold time is the time in nanoseconds from the 50% cross over point of the clock to the 50% cross over point of the input.
3. When a setup time is specified on differential LVPECL signals between an input and a clock, the setup time is the time in nanoseconds from the cross-over point of the input to the cross-over point of the clock.
4. When a hold time is specified on differential LVPECL signals between an input and a clock, the hold time is the time in nanoseconds from the cross-over point of the clock to the cross-over point of the input.

Figure 11. Receiver Output Timing Diagram

Notes on Output Timing:

1. Output propagation delay time of LVTTL outputs is the time in nanoseconds from the 50% cross over point of the reference signal to the 30% or 70% point of the output.
2. Maximum output propagation delays of LVTTL outputs are measured with a 15 pF load on the outputs.
3. Output propagation delay time of high speed LVPECL outputs is the time in nanoseconds from the cross over point of the reference signal to the cross over point of the output.

Figure 12. Receiver Input Timing (Bypass Mode)

RECEIVER FRAMING


Figure 13 shows a typical reframe sequence in which a byte realignment is made. The frame and byte boundary detection is enabled by the rising edge of OOF and remains enabled while OOF is High. Both boundaries are recognized upon receipt of the third A2 byte which is the first data byte to be reported with the correct byte alignment on the outgoing data bus (POUT[7:0]). Concurrently, the frame pulse is set High for one POCLK cycle.

When interfacing with a section terminating device, the OOF input remains High for one full frame after the first frame pulse while the section terminating device verifies internally that the frame and byte alignment are correct, as shown in Figure 14. Since at least one framing pattern has been detected since the rising edge of OOF, boundary detection is disabled when OOF is set Low.

The frame and byte boundary detection block is activated by the rising edge of OOF, and stays active until the first FP pulse or until OOF goes Low, whichever occurs last. Figure 13 shows a typical OOF timing pattern which occurs when the S3019 is connected to a down stream section terminating device. OOF remains High for one full frame after the first FP pulse. The frame and byte boundary detection block is active until OOF goes Low.

Figure 15 shows the frame and byte boundary detection activation by a rising edge of OOF, and deactivated by the first FP pulse.

Figure 13. Frame and Byte Boundary Detection



NOTE 1: Range of input to output delay can be 1.5 to 2.5 POCLK cycles

Figure 14. OOF Operation Timing





Figure 15. Alternate OOF Timing



S3019 WITH DATA CLOCK SYNCHRONOUS TO REFERENCE CLOCK

In some applications it is necessary to "forward clock" the data in a SONET/SDH system. In this application the reference clock from which the High speed serial clock is synthesized and the parallel data clock both originate from the same (usually TTL/CMOS) clock source. This application note explains how the AMCC S3019 can be configured to operate in this mode.

Clock Control Logic Description


The timing control logic in the S3019 automatically generates an internal load signal which has a fixed relationship to the reference clock. The logic takes into account the variation of the reference clock to the internal load signal over temperature and voltage.

The connections required to implement the design are shown in Figure 16. The setup and hold times for the PICLK to the data must be met by the controller ASIC. It is recommended that the data on the falling edge of the output reference clock be latched in order to meet the required specifications.

Possible Problems


In order to meet the jitter generation specifications required by SONET, the jitter of the reference clock must be minimized. It may be difficult to meet the SONET jitter generation specifications using a reference clock input with a TTL reference source.

Figure 16. S3019 with Data Clocked by Reference Clock



Ordering Information

PREFIX	DEVICE	PACKAGE
S – Commercial/Industrial	3019	A – 80 PQFP



ISO 9001
CERTIFIED

AMCC**Applied Micro Circuits Corporation****6290 Sequence Drive, San Diego, CA 92121****Phone: (858) 450-9333 • (800) 755-2622 • Fax: (858) 450-9885****<http://www.amcc.com>**

AMCC reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AMCC does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AMCC reserves the right to ship devices of higher grade in place of those of lower grade.

AMCC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.