# 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL™ Architecture

#### **Features**

- Pin-compatible and functionally equivalent to ZBT™
- Supports 250-MHz bus operations with zero wait states
  - Available speed grades are 250, 200, and 167 MHz
- Internally self-timed output buffer control to eliminate the need to use asynchronous OE
- Fully registered (inputs and outputs) for pipelined operation
- · Byte Write capability
- Single 3.3V power supply
- 3.3V/2.5V I/O power supply
- Fast clock-to-output time
  - 3.0 ns (for 250-MHz device)
  - 3.0 ns (for 200-MHz device)
  - 3.4 ns (for 167-MHz device)
- Clock Enable (CEN) pin to suspend operation
- · Synchronous self-timed writes
- CY7C1470V33 and CY7C1472V33 available in lead-free 100 TQFP, and 165-ball fBGA packages. CY7C1474V33 available in 209-ball fBGA package
- IEEE 1149.1 JTAG Boundary Scan compatible
- Burst capability—linear or interleaved burst order
- "ZZ" Sleep Mode option and Stop Clock option

#### **Functional Description**


The CY7C1470V33, CY7C1472V33, and CY7C1474V33 are 3.3V, 2M x 36/4M x 18/1M x 72 Synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic, respectively. They are designed to support unlimited true back-to-back Read/Write operations with no wait states. The CY7C1470V33, CY7C1472V33, and CY7C1474V33 are equipped with the advanced (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent Write/Read transitions. The CY7C1470V33, CY7C1472V33, and CY7C1474V33 are pin compatible and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.

<u>Write operations are controlled by the Byte Write Selects (BWa\_BWh for CY7C1474V33, BWa\_BWh for CY7C1470V33</u> and BWa\_BWh for CY7C1472V33) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.


Three synchronous Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous Output Enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. In order to avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.

## Logic Block Diagram-CY7C1470V33 (2M x 36)






# Logic Block Diagram-CY7C1474V33 (1M x 72)



# Logic Block Diagram-CY7C1472V33 (4M x 18)



#### **Selection Guide**


	CY7C1472V33-250	CY7C1472V33-200	CY7C1470V33-167 CY7C1472V33-167 CY7C1474V33-167	Unit
Maximum Access Time	3.0	3.0	3.4	ns
Maximum Operating Current	500	500	450	mA
Maximum CMOS Standby Current	120	120	120	mA

Shaded areas contain advance information.
Please contact your local Cypress sales representative for availability of these parts.



## **Pin Configurations**

#### 100-pin TQFP Packages





# Pin Configurations (continued)

#### 165-Ball fBGA Pinout

# CY7C1470V33 (2M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	E(288)	Α	CE <sub>1</sub>	BW <sub>c</sub>	BW <sub>b</sub>	CE <sub>3</sub>	CEN	ADV/LD	Α	Α	NC
В	NC	Α	CE2	$\overline{BW}_d$	$\overline{BW}_{a}$	CLK	WE	OE	Α	Α	E(144)
С	DQP <sub>c</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{DDQ}$	NC	DQP <sub>b</sub>
D	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
Е	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
F	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
G	$DQ_c$	$DQ_c$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_b$	DQ <sub>b</sub>
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
K	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
L	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	DQa
M	$DQ_d$	$DQ_d$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	$V_{\mathrm{DDQ}}$	DQa	DQa
N	DQP <sub>d</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{DDQ}$	NC	DQPa
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	NC
R	MODE	Α	А	Α	TMS	A0	TCK	А	Α	Α	А

# CY7C1472V33 (4M × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	E(288)	Α	CE <sub>1</sub>	$\overline{\text{BW}}_{\text{b}}$	NC	CE <sub>3</sub>	CEN	ADV/LD	Α	Α	Α
В	NC	Α	CE2	NC	BWa	CLK	WE	ŌĒ	Α	Α	E(144)
С	NC	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{DDQ}$	NC	DQPa
D	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
E	NC	$DQ_b$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	$V_{DDQ}$	NC	DQa
F	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
G	NC	$DQ_b$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	DQa
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	NC
K	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	NC
L	DQ <sub>b</sub>	NC	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_a$	NC
M	DQ <sub>b</sub>	NC	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQa	NC
N	DQP <sub>b</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	$V_{SS}$	$V_{DDQ}$	NC	NC
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	NC
R	MODE	Α	Α	Α	TMS	A0	TCK	А	Α	Α	Α



Pin Configurations (continued)

# 209-ball PBGA CY7C1474V33 (1M X 72)

	1	2	3	4	5	6	7	8	9	10	11
Α	DQg	DQg	Α	CE <sub>2</sub>	Α	ADV/LD	Α	Œ <sub>3</sub>	Α	DQb	DQb
В	DQg	DQg	BWS <sub>c</sub>	$\overline{\text{BWS}}_{\text{g}}$	NC	WE	Α	BWS <sub>b</sub>	BWS <sub>f</sub>	DQb	DQb
С	DQg	DQg	BWS <sub>h</sub>	BWS <sub>d</sub>	NC	Œ <sub>1</sub>	NC	BWS <sub>e</sub>	BWSa	DQb	DQb
D	DQg	DQg	V <sub>SS</sub>	NC	NC	ŌĒ	NC	NC	$V_{SS}$	DQb	DQb
E	DQPg	DQPc	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	V <sub>DD</sub>	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQPf	DQPb
F	DQc	DQc	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	DQf	DQf
G	DQc	DQc	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQf	DQf
Н	DQc	DQc	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SSQ</sub>	DQf	DQf
J	DQc	DQc	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQf	DQf
K	NC	NC	CLK	NC	$V_{SS}$	CEN	$V_{SS}$	NC	NC	NC	NC
L	DQh	DQh	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQa	DQa
M	DQh	DQh	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	DQa	DQa
N	DQh	DQh	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQa	DQa
Р	DQh	DQh	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	ZZ	$V_{SS}$	$V_{SS}$	$V_{SS}$	DQa	DQa
R	DQPd	DQPh	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	V <sub>DD</sub>	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQPa	DQPe
Т	DQd	DQd	$V_{SS}$	NC	NC	MODE	NC	NC	$V_{SS}$	DQe	DQe
U	DQd	DQd	NC	Α	Α	Α	Α	Α	NC	DQe	DQe
V	DQd	DQd	Α	Α	Α	A1	Α	Α	Α	DQe	DQe
W	DQd	DQd	TMS	TDI	Α	A0	Α	TDO	TCK	DQe	DQe





# **Pin Definitions**

Pin Name	I/O Type	Pin Description
A0 A1 A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK.
BW <sub>a</sub> BW <sub>b</sub> BW <sub>c</sub> BW <sub>e</sub> BW <sub>f</sub> BW <sub>g</sub> BW <sub>h</sub>	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. $\overline{\text{BW}}_a$ controls $\overline{\text{DQ}}_a$ and $\overline{\text{DQP}}_a$ , $\overline{\text{BW}}_b$ controls $\overline{\text{DQ}}_b$ , and $\overline{\text{DQP}}_b$ , $\overline{\text{BW}}_c$ controls $\overline{\text{DQ}}_c$ and $\overline{\text{DQP}}_c$ , $\overline{\text{BW}}_d$ controls $\overline{\text{DQ}}_d$ and $\overline{\text{DQP}}_d$ , $\overline{\text{BW}}_e$ controls $\overline{\text{DQ}}_e$ and $\overline{\text{DQP}}_e$ , $\overline{\text{BW}}_f$ controls $\overline{\text{DQ}}_f$ and $\overline{\text{DQP}}_f$ , $\overline{\text{BW}}_g$ controls $\overline{\text{DQ}}_g$ and $\overline{\text{DQP}}_g$ , $\overline{\text{BW}}_h$ controls $\overline{\text{DQ}}_h$ and $\overline{\text{DQP}}_h$ .
WE	Input- Synchronous	<b>Write Enable Input, active LOW</b> . Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input- Clock	Clock Input. Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>1</sub> and CE <sub>3</sub> to select/deselect the device.
CE <sub>3</sub>	Input- Synchronous	<u>Chip Enable 3 Input, active LOW</u> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select/deselect the device.
ŌĒ	Input- Asynchronous	<b>Output Enable, active LOW.</b> Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- Synchronous	Clock Enable Input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ <sub>S</sub>	I/O- Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by $A_{\underline{117:0}}$ during the previous clock rise of the read cycle. The direction of the pins is controlled by $OE$ and the internal control logic. When $OE$ is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_a$ - $DQ_d$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $OE$ .
DQP <sub>X</sub>	I/O- Synchronous	<b>Bidirectional Data Parity I/O lines</b> . Functionally, these signals <u>are</u> identical to $DQ_X$ . During <u>write</u> sequences, $DQP_a$ is controlled by $BW_a$ , $DQP_b$ is controlled by $BW_b$ , $DQP_c$ is controlled by $BW_c$ , and $DQP_d$ is controlled by $BW_d$ , $DQP_e$ is controlled by $BW_g$ , $DQP_g$ is controlled by $BW_g$ .
MODE	Input Strap Pin	<b>Mode Input</b> . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.
TDO	JTAG Serial Output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK.
TDI	JTAG Serial Input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK.





#### Pin Definitions (continued)

Pin Name	I/O Type	Pin Description
TMS	Test Mode Select Synchronous	This pin controls the Test Access Port state machine. Sampled on the rising edge of TCK.
TCK	JTAG Clock	Clock input to the JTAG circuitry.
$V_{DD}$	Power Supply	Power supply inputs to the core of the device.
$V_{DDQ}$	I/O Power Supply	Power supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the device. Should be connected to ground of the system.
NC	_	No connects. This pin is not connected to the die.
E(144, 288)	_	These pins are not connected. They will be used for expansion to the 144M and 288M densities.
ZZ	Input- Asynchronous	<b>ZZ</b> "sleep" Input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin can be connected to Vss or left floating.

#### **Functional Overview**

The CY7C1470V33, CY7C1472V33, and CY7C1474V33 are synchronous-pipelined Burst NoBL SRAMs designed specifically to eliminate wait states during Write/Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{\rm CO}$ ) is 3.0 ns (225-MHz device).

Accesses can be initiated by asserting all three Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a Read or Write operation, depending on the status of the Write Enable (WE).  $\overline{BW}_{[x]}$  can be used to conduct Byte Write operations.

Write operations are qualified by the Write Enable (WE). All Writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables (CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub>) and an asynchronous Output Enable ( $\overline{OE}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

#### **Single Read Accesses**

A read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CEN}}$  is asserted LOW, (2)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$  are ALL asserted active, (3) the Write Enable input signal  $\overline{\text{WE}}$  is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 3.0 ns (225-MHz device) provided  $\overline{\text{OE}}$  is active LOW. After the first clock of the Read access the output buffers are controlled by

OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (Read/Write/Deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will tri-state following the next clock rise.

#### **Burst Read Accesses**

The CY7C1470V33/CY7C1472V33/CY7C1474V33 have an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap-around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write accesses are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are ALL asserted active, and (3) the Write signal WE is asserted LOW. The address presented to the address inputs is loaded into the Address Register. The write signals are latched into the Control Logic block.

On the subsequent clock rise the data lines are automatically tri-stated regardless of the state of the  $\overline{\text{OE}}$  input signal. This allows the external logic to present the data on DQ and DQP (DQ<sub>a,b,c,d,e,f,g,h</sub>/DQP<sub>a,b,c,d,e,f,g,h</sub> for CY7C1474V33, DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1470V33 and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1472V33). In addition, the address for the subsequent access (Read/Write/Deselect) is latched into the Address Register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DQP (DQ<sub>a,b,c,d,e,f,g,h</sub>/DQP<sub>a,b,c,d,e,f,g,h</sub> for CY7C1474V33, DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1470V33 & DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1472V33) (or a subset for byte write operations, see





Write Cycle Description table for details) inputs is latched into the device and the write is complete.

 $\begin{array}{lll} \underline{The} \ data \ written \ during \ the \ Write \ operation \ is \ \underline{controlled} \ by \ \overline{BW} \\ (\overline{BW}_{a,b,c,d,e,f,g,h} \ for \ \underline{CY7C1474V33}, \ \overline{BW}_{a,b,c,d} \ for \ \underline{CY7C1470V33} \ and \ \overline{BW}_{a,b} \ for \ \underline{CY7C1472V33}) \ signals. \ The \ \underline{CY7C1470V33/CY7C1472V33/CY7C1474V33} \ provides \ Byte \ Write \ capability \ that \ is \ described \ in \ the \ \underline{Write} \ Cycle \ Description \ table. \ Asserting \ the \ \underline{Write} \ Enable \ input \ (\overline{WE}) \ with \ the \ selected \ Byte \ Write \ Select \ (\overline{BW}) \ input \ will \ selectively \ write \ to \ only \ the \ desired \ bytes. \ Bytes \ not \ selected \ during \ a \ Byte \ Write \ operation \ will \ remain \ unaltered. \ A \ synchronous \ self-timed \ Write \ mechanism \ has \ been \ provided \ to \ simplify \ the \ Write \ operations. \ Byte \ Write \ capability \ has \ been \ included \ in \ order \ to \ greatly \ simplify \ Read/Modify/Write \ sequences, \ which \ can \ be \ reduced \ to \ simple \ Byte \ Write \ operations. \ \end{array}$ 

Because the CY7C1470V33/CY7C1472V33/CY7C1474V33 are common I/O devices, data should not be driven into the device while the outputs are active. The Output Enable  $(\overline{\text{OE}})$  can be deasserted HIGH before presenting data to the DQ and DQP (DQa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h for CY7C1474V33, DQa,b,c,d/DQPa,b,c,d for CY7C1470V33 and DQa,b/DQPa,b for CY7C1472V33) inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ and DQP (DQa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,c,d,e,f,g,h/DQPa,b,for CY7C1472V33) are automatically tri-stated during the data portion of a Write cycle, regardless of the state of  $\overline{\text{OE}}$ .

#### **Burst Write Accesses**

The CY7C1470V33/CY7C1472V33/CY7C1474V33 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the Chip Enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented. The correct BW (BW<sub>a,b,c,defg,h</sub> for CY7C1474V33,  $\overline{\rm BW}_{a,b,c,d}$  for CY7C1470V33 and  $\overline{\rm BW}_{a,b}$  for

CY7C1472V33) inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $CE_1$ ,  $CE_2$ , and  $CE_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

# Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address	Second Address	Third Address	Fourth Address
A1,A0	A1,A0	A1,A0	A1,A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

# Linear Burst Address Table (MODE = GND)

First Address	Second Address	Third Address	Fourth Address
A1,A0	A1,A0	A1,A0	A1,A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		120	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ < 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns





**Truth Table**<sup>[1, 2, 3, 4, 5, 6, 7]</sup>

Operation	Address Used	CE	ZZ	ADV/LD	WE	$\overline{\mathrm{BW}}_{\mathrm{x}}$	ΘE	CEN	CLK	DQ
Deselect Cycle	None	Н	L	L	Х	Х	Χ	L	L-H	Tri-State
Continue Deselect Cycle	None	Х	L	Н	Х	Х	Х	L	L-H	Tri-State
Read Cycle (Begin Burst)	External	L	L	L	Н	Х	L	L	L-H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Χ	L	Н	Х	Х	L	L	L-H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	L	L	Н	Х	Н	L	L-H	Tri-State
Dummy Read (Continue Burst)	Next	Χ	L	Н	Х	Х	Н	L	L-H	Tri-State
Write Cycle (Begin Burst)	External	Г	L	L	L	L	Х	L	L-H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	L	Н	Х	L	Х	L	L-H	Data In (D)
NOP/Write Abort (Begin Burst)	None	L	L	L	L	Ι	X	L	L-H	Tri-State
Write Abort (Continue Burst)	Next	Х	L	Н	Х	Ι	X	L	L-H	Tri-State
Ignore Clock Edge (Stall)	Current	Х	L	Х	Х	Х	Х	Н	L-H	-
Sleep Mode	None	Х	Н	Х	Х	Χ	Χ	Χ	Χ	Tri-State

#### Notes:

X = "Don't Care", H = Logic HIGH, L = Logic LOW, \overline{\overline{\text{CE}}} stands for ALL Chip Enables active. \overline{\text{BW}} x = 0 signifies at least one Byte Write Select is active, \overline{\text{BW}} x = Valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
 Write is defined by \overline{\text{WE}} and \overline{\text{BW}} \verline{\text{BW}} x = Valid signifies at least one Byte Write Select is active, \overline{\text{BW}} x = Valid signifies at least one Byte Write Select is active, \overline{\text{BW}} x = Valid signifies at least one Byte Write Select is active, \overline{\text{BW}} x = Valid signifies at least one Byte Write Select is active, \overline{\text{BW}} x = Valid signifies at least one Byte Write Select is active, \overline{\text{BW}} x = Valid signifies at least one Byte Write Select is active, \overline{\text{BW}} x = Valid signifies at least one Byte Write Select is active, \overline{\text{BW}} x = Valid signifies at least one Byte Write Select is active, \overline{\text{BW}} x = Valid signifies at least one Byte Write Select is active, \overline{\text{BW}} x = Valid signifies at least one Byte Write Select is active, \overline{\text{BW}} x = Valid signifies at least one Byte Write Select sate least one Byte Write





# Partial Write Cycle Description<sup>[1, 2, 3, 8]</sup>

Function (CY7C1470V33)	WE	BW <sub>d</sub>	BW <sub>c</sub>	BW <sub>b</sub>	BW <sub>a</sub>
Read	Н	Х	Х	Х	Х
Write – No bytes written	L	Н	Н	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	Н	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	Н	Н	L	Н
Write Bytes b, a	L	Н	Н	L	L
Write Byte c – (DQ <sub>c</sub> and DQP <sub>c</sub> )	L	Н	L	Н	Н
Write Bytes c, a	L	Н	L	Н	L
Write Bytes c, b	L	Н	LL	L	Н
Write Bytes c, b, a	L	Н	L	L	L
Write Byte d – (DQ <sub>d</sub> and DQP <sub>d</sub> )	L	L	Н	Н	Н
Write Bytes d, a	L	L	Н	Н	L
Write Bytes d, b	L	L	Н	L	Н
Write Bytes d, b, a	L	L	Н	L	L
Write Bytes d, c	L	L	L	Н	Н
Write Bytes d, c, a	L	L	L	Н	L
Write Bytes d, c, b	L	L	L	L	Н
Write All Bytes	L	L	L	L	L

Function (CY7C1472V33)	WE	BW <sub>b</sub>	BW <sub>a</sub>
Read	Н	х	х
Write – No Bytes Written	L	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	L	Н
Write Both Bytes	L	L	L

Function (CY7C1474V33)	WE	$\overline{BW}_{x}$
Read	Н	Х
Write - No Bytes Written	L	Н
Write Byte $X - (DQ_x \text{ and } DQP_x)$	L	L
Write All Bytes	L	All $\overline{BW} = L$

Note:

8. Table only lists a partial listing of the Byte Write combinations. Any combination of  $\overline{BW}_{[a:d]}$  is valid. Appropriate Write will be done based on which Byte Write is active.



## IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1470V33/CY7C1472V33/CY7C1474V33 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1470V33/CY7C1472V33/CY7C1474V33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to  $V_{DD}$  through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

#### **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

#### **TAP Controller Block Diagram**



#### **Performing a TAP Reset**

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

# **PRELIMINARY**



#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW  $(V_{SS})$  when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

#### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold time ( $t_{CS}$  plus  $t_{CH}$ ).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still



possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.


#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

#### **TAP Timing**



TAP AC Switching Characteristics Over the Operating Range<sup>[9, 10]</sup>

Description	Min.	Max	Unit
	1	l .	
TCK Clock Cycle Time	50		ns
TCK Clock Frequency		20	MHz
TCK Clock HIGH time	25		ns
TCK Clock LOW time	25		ns
nes	<u> </u>	•	
TCK Clock LOW to TDO Valid		5	ns
TCK Clock LOW to TDO Invalid	0		ns
nes	<u> </u>	•	
TMS Set-up to TCK Clock Rise	5		ns
TDI Set-up to TCK Clock Rise	5		ns
Capture Set-up to TCK Rise	5		ns
5	<u>.</u>		
TMS Hold after TCK Clock Rise	5		ns
TDI Hold after Clock Rise	5		ns
Capture Hold after Clock Rise	5		ns
1	TCK Clock Cycle Time TCK Clock Frequency TCK Clock HIGH time TCK Clock LOW time  nes  TCK Clock LOW to TDO Valid TCK Clock LOW to TDO Invalid nes  TMS Set-up to TCK Clock Rise TDI Set-up to TCK Clock Rise Capture Set-up to TCK Rise  TMS Hold after TCK Clock Rise TDI Hold after Clock Rise	TCK Clock Cycle Time 50  TCK Clock Frequency TCK Clock HIGH time 25  TCK Clock LOW time 25  TCK Clock LOW to TDO Valid TCK Clock LOW to TDO Invalid 0  TCK Clock LOW to TDO Invalid 5  TMS Set-up to TCK Clock Rise 5  TDI Set-up to TCK Clock Rise 5  Capture Set-up to TCK Rise 5  TMS Hold after TCK Clock Rise 5  TDI Hold after Clock Rise 5  TDI Hold after Clock Rise 5	TCK Clock Cycle Time

#### Notes:

<sup>9.</sup>  $^{1}_{CS}$  and  $t_{CH}$  refer to the set-up and hold time requirements of latching data from the boundary scan register. 10. Test conditions are specified using the load in TAP AC Test Conditions.  $t_{R}/t_{F} = 1$  ns.






#### 3.3V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3V
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage	1.5V


# 3.3V TAP AC Output Load Equivalent



#### 2.5V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

# 2.5V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics And Operating Conditions**

 $(0^{\circ}\text{C} < \text{T}_{\text{A}} < +70^{\circ}\text{C}; \text{ V}_{\text{DD}} = 3.135\text{V to } 3.6\text{V unless otherwise noted})^{[11]}$ 

Parameter	Description	Test Conditions		Min.	Max.	Unit
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH} = -4.0 \text{ mA}, V_{DDQ}$	= 3.3V	2.4		V
		$I_{OH} = -1.0 \text{ mA}, V_{DDQ}$	= 2.5V	2.0		V
V <sub>OH2</sub>	Output HIGH Voltage	$I_{OH} = -100  \mu A$	$V_{DDQ} = 3.3V$	2.9		V
			$V_{DDQ} = 2.5V$	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	$I_{OL} = 8.0 \text{ mA}$	$V_{DDQ} = 3.3V$		0.4	V
		I <sub>OL</sub> = 1.0 mA	$V_{DDQ} = 2.5V$		0.4	V
$V_{OL2}$	Output LOW Voltage	I <sub>OL</sub> = 100 μA	$V_{DDQ} = 3.3V$		0.2	V
			$V_{DDQ} = 2.5V$		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{DDQ} = 3.3V$	2.0	V <sub>DD</sub> + 0.3	V
			$V_{DDQ} = 2.5V$	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		$V_{DDQ} = 3.3V$	-0.3	0.8	V
			$V_{DDQ} = 2.5V$	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$	•	<b>-</b> 5	5	μA

Note:

<sup>11.</sup> All voltages referenced to V<sub>SS</sub> (GND.





# **Identification Register Definitions**

Instruction Field	CY7C1470V33 (2M x 36)	CY7C1472V33 (4M x 18)	CY7C1474V33 (1M x 72)	Description
Revision Number (31:29)	000	000	000	Describes the version number
Device Depth (28:24) <sup>[12]</sup>	01011	01011	01011	Reserved for internal use
Architecture/Memory Type(23:18)	001000	001000	001000	Defines memory type and architecture
Bus Width/Density(17:12)	100100	010100	110100	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	1	Indicates the presence of an ID register

# **Scan Register Sizes**

Register Name	Bit Size (x36)	Bit Size (x18)	Bit Size (x72)
Instruction	3	3	3
Bypass	1	1	1
ID	32	32	32
Boundary Scan Order-165FBGA	71	52	-
Boundary Scan Order- 209BGA	-	-	110

# **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1 compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1 compliant.
RESERVED	101	Do Not Use: This instruction is reserved for future use.

Note:

<sup>12.</sup> Bit #24 is "1" in the ID Register Definitions for both 2.5V and 3.3V versions of this device.



# **Boundary Scan Exit Order (x36)**

Bit #	165-Ball ID
1	C1
2	D1
3	E1
4	D2
5	E2
6	F1
7	G1
8	F2
9	G2
10	J1
11	K1
12	L1
13	J2
14	M1
15	N1
16	K2
17	L2
18	M2
19	R1
20	R2
21	R3
22	P2
23	R4
24	P6
25	R6
26	N6
27	P11
28	R8
29	P3
30	P4
31	P8
32	P9
33	P10
34	R9
35	R10
36	R11
37	N11
38	M11
39	L11
40	M10
41	L10
42	K11
43	J11
44	K10
44	K10

# **Boundary Scan Exit Order (x36)** (continued)

Bit #	165-Ball ID
45	J10
46	H11
47	G11
48	F11
49	E11
50	D10
51	D11
52	C11
53	G10
54	F10
55	E10
56	A10
57	B10
58	A9
59	B9
60	A8
61	B8
62	A7
63	B7
64	B6
65	A6
66	B5
67	A5
68	A4
69	B4
70	B3
71	A3
72	A2
73	B2

# **Boundary Scan Exit Order (x72)**

Bit #	209-Ball ID
1	A1
2	A2
3	B1
4	B2
5	C1
6	C2
7	D1
8	D2
9	E1
10	E2
11	F1
12	F2



# **Boundary Scan Exit Order (x72)** (continued)

Bit #	209-Ball ID
13	G1
14	G2
15	H1
16	H2
17	J1
18	J2
19	L1
20	L2
21	M1
22	M2
23	N1
24	N2
25	P1
26	P2
27	R2
28	R1
29	T1
30	T2
31	U1
32	U2
33	V1
34	V2
35	W1
36	W2
37	T6
38	V3
39	V3 V4
40	U4
41	W5
42	V/5 V6
43	W6
44	U3
45	U9
46	V5
47	U5
48	U6
49	W7
50	V7
51	U7
52	V8
53	V9
54	W11
55	W10
56	V11

# Boundary Scan Exit Order (x72) (continued)

Bit #	209-Ball ID
57	V10
58	U11
59	U10
60	T11
	T10
61	
62	R11
63	R10
64	P11
65	P10
66	N11
67	N10
68	M11
69	M10
70	L11
71	L10
72	P6
73	J11
74	J10
75	H11
76	H10
77	G11
78	G10
79	F11
80	F10
81	E10
82	E11
83	D11
84	D10
85	C11
86	C10
87	B11
88	B10
89	A11
90	A10
91	A9
92	U8
93	A7
94	A5
95	A6
96	D6
97	B6 D7
98	
99	K3
100	A8



# **Boundary Scan Exit Order (x72)** (continued)

Bit #	209-Ball ID
101	B4
102	B3
103	C3
104	C4
105	C8
106	C9
107	B9
108	B8
109	A4
110	C6
111	B7
112	A3

# **Boundary Scan Exit Order (x18)**

Bit #	165-Ball ID		
1	D2		
2	E2		
3	F2		
4	G2		
5	J1		
6	K1		
7	L1		
8	M1		
9	N1		
10	R1		
11	R2		
12	R3		
13	P2		
14	R4		
15	P6		
16	R6		
17	N6		
18	P11		
19	R8		
20	P3		
21	P4		
22	P8		
23	P9		
24	P10		
25	R9		
26	R10		
27	R11		
28	M10		
29	L10		

# **Boundary Scan Exit Order (x18)** (continued)

30	K10
31	J10
32	H11
33	G11
34	F11
35	E11
36	D11
37	C11
38	A11
39	A10
40	B10
41	A9
42	B9
43	A8
44	B8
45	A7
46	B7
47	B6
48	A6
49	B5
50	A4
51	В3
52	A3
53	A2
54	B2





# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......55°C to +125°C Supply Voltage on  $V_{\mbox{\scriptsize DD}}$  Relative to GND...... –0.5V to +4.6V DC to Outputs in Tri-State ..... –0.5V to  $V_{\mbox{\scriptsize DDQ}}$  + 0.5V DC Input Voltage ..... –0.5V to  $V_{DD}$  + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

### **Operating Range**

Range	Ambient Temperature V <sub>DD</sub>		V <sub>DDQ</sub>	
Commercial	0°C to +70°C	3.3V –	2.5V - 5%	
Industrial	-40°C to +85°C	5%/+10%	to V <sub>DD</sub>	

# **Electrical Characteristics** Over the Operating Range<sup>[13, 14]</sup>

Parameter	Description	Test Conditions			Max.	Unit
$V_{DD}$	Power Supply Voltage				3.6	V
$V_{DDQ}$	I/O Supply Voltage	$V_{DDQ} = 3.3V$		3.135	$V_{DD}$	V
		V <sub>DDQ</sub> = 2.5V		2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	$V_{DD}$ = Min., $I_{OH}$ = -4.0 mA, $V_{DDO}$	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}, V_{DDQ} = 3.3 \text{V}$			V
		$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}, V_{DDQ}$	= 2.5V	2.0		V
V <sub>OL</sub>	Output LOW Voltage	$V_{DD}$ = Min., $I_{OL}$ = 8.0 mA, $V_{DDQ}$ =	= 3.3V		0.4	V
		$V_{DD}$ = Min., $I_{OL}$ = 1.0 mA, $V_{DDQ}$ =	= 2.5V		0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[13]</sup>	$V_{DDQ} = 3.3V$		2.0	V <sub>DD</sub> + 0.3V	V
		V <sub>DDQ</sub> = 2.5V		1.7	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[13]</sup>	$V_{DDQ} = 3.3V$		-0.3	0.8	V
		V <sub>DDQ</sub> = 2.5V		-0.3	0.7	V
I <sub>X</sub>	Input Load Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		<b>-</b> 5	5	μА
	Input Current of MODE	Input = V <sub>SS</sub>				μΑ
		Input = V <sub>DD</sub>			30	μА
	Input Current of ZZ	Input = V <sub>SS</sub>				μА
		Input = V <sub>DD</sub>			5	μА
l <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disabled		-5	5	μА
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA,	4.0-ns cycle, 250 MHz		500	mA
		$f = f_{MAX} = 1/t_{CYC}$	5.0-ns cycle, 200 MHz		500	mA
			6.0-ns cycle, 167 MHz		450	mA
I <sub>SB1</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4.0-ns cycle, 250 MHz		245	mA
	Power-down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX} = f_{MAX}$	5.0-ns cycle, 200 MHz		245	mA
	Current—112 inputs	1/t <sub>CYC</sub>	6.0-ns cycle, 167 MHz		245	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	Max. $V_{DD}$ , Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$ , $f = 0$	All speed grades		120	mA
I <sub>SB3</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4.0-ns cycle, 250 MHz		245	mA
	Power-down Current—CMOS Inputs	$V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ , $f = f_{MAX} = 1/t_{CYC}$	5.0-ns cycle, 200 MHz		245	mA
		I - IMAX - INCYC	6.0-ns cycle, 167 MHz		245	mA
I <sub>SB4</sub>	Automatic CE Power-down Current—TTL Inputs	$\begin{aligned} &\text{Max. V}_{DD},  \text{Device Deselected}, \\ &\text{V}_{IN} \geq \text{V}_{IH}  \text{or V}_{IN} \leq \text{V}_{IL},  f = 0 \end{aligned}$	All speed grades		135	mA

Shaded areas contain advance information.

<sup>13.</sup> Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 14.  $T_{Power-up}$ : Assumes a linear ramp from 0V to  $V_{DD}$  (min.) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} < V_{DD}$ .



# Capacitance<sup>[15]</sup>


Parameter	Description	Test Conditions	TQFP Max.	209-BGA Max.	165-fBGA Max.	Unit
C <sub>ADDRESS</sub>	Address Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	6	6	pF
C <sub>DATA</sub>	Data Input Capacitance	V <sub>DD</sub> = 3.3V V <sub>DDO</sub> = 2.5V	5	5	5	pF
C <sub>CTRL</sub>	Control Input Capacitance	VDDQ - 2.0 V	8	8	8	pF
C <sub>CLK</sub>	Clock Input Capacitance		6	6	6	pF
C <sub>I/O</sub>	Input/Output Capacitance		5	5	5	pF

#### Thermal Resistance<sup>[15]</sup>


Parameters	Description	Test Conditions	165 fBGA Package	209 BGA Package	TQFP Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for	16.3	15.2	24.63	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	measuring thermal impedance, per EIA / JESD51.	2.1	1.7	2.28	°C/W

#### **AC Test Loads and Waveforms**

#### 3.3V I/O Test Load



#### 2.5V I/O Test Load



#### Note

15. Tested initially and after any design or process changes that may affect these parameters.





# Switching Characteristics Over the Operating Range [16, 17]

			50	-200		-167		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>Power</sub> <sup>[18]</sup>	V <sub>CC</sub> (typical) to the First Access Read or Write	1		1		1		ms
Clock								
t <sub>CYC</sub>	Clock Cycle Time	4.0		5.0		6.0		ns
F <sub>MAX</sub>	Maximum Operating Frequency		250		200		167	MHz
t <sub>CH</sub>	Clock HIGH	2.0		2.0		2.2		ns
t <sub>CL</sub>	Clock LOW	2.0		2.0		2.2		ns
Output Times								
t <sub>CO</sub>	Data Output Valid After CLK Rise		3.0		3.0		3.4	ns
t <sub>OEV</sub>	OE LOW to Output Valid		3.0		3.0		3.4	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.3		1.3		1.5		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[19, 20, 21]</sup>		3.0		3.0		3.4	ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[19, 20, 21]</sup>	1.3		1.3		1.5		ns
t <sub>EOHZ</sub>	OE HIGH to Output High-Z <sup>[19, 20, 21]</sup>		3.0		3.0		3.4	ns
t <sub>EOLZ</sub>	OE LOW to Output Low-Z <sup>[19, 20, 21]</sup>	0		0		0		ns
Set-up Times								
t <sub>AS</sub>	Address Set-up Before CLK Rise	1.4		1.4		1.5		ns
t <sub>DS</sub>	Data Input Set-up Before CLK Rise	1.4		1.4		1.5		ns
t <sub>CENS</sub>	CEN Set-up Before CLK Rise	1.4		1.4		1.5		ns
t <sub>WES</sub>	WE, BW <sub>x</sub> Set-up Before CLK Rise	1.4		1.4		1.5		ns
t <sub>ALS</sub>	ADV/LD Set-up Before CLK Rise	1.4		1.4		1.5		ns
t <sub>CES</sub>	Chip Select Set-up	1.4		1.4		1.5		ns
Hold Times								
t <sub>AH</sub>	Address Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>CENH</sub>	CEN Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>WEH</sub>	WE, BW <sub>x</sub> Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.4		0.4		0.5		ns
t <sub>CEH</sub>	Chip Select Hold After CLK Rise	0.4		0.4		0.5		ns

Shaded areas contain advance information.

<sup>16.</sup> Timing reference is 1.5V when V<sub>DDQ=</sub>3.3V and is 1.25V when V<sub>DDQ=</sub>2.5V.

17. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

18. This part has a voltage regulator internally; t<sub>power</sub> is the time power needs to be supplied above V<sub>DD</sub> minimum initially, before a Read or Write operation can be initiated.

<sup>19.</sup> t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>EOLZ</sub>, and t<sub>EOHZ</sub> are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.


20. At any given voltage and temperature, t<sub>EOHZ</sub> is less than t<sub>EOLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.

<sup>21.</sup> This parameter is sampled and not 100% tested.



# **Switching Waveforms**

 $\textbf{Read/Write/Timing}^{[22,\ 23,\ 24]}$ 



#### Notes:

22. For this waveform ZZ is tied LOW.


23. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.

24. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1= Interleaved). Burst operations are optional.




# Switching Waveforms (continued)

NOP, STALL and DESELECT Cycles  $^{[22,\ 23,\ 25]}$ 



# $\textbf{ZZ Mode Timing}^{[26,\ 27]}$



#### Notes:

25. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated CEN being used to create a pause. A Write is not performed during this cycle 26. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device. 27. I/Os are in High-Z when exiting ZZ sleep mode.





# **Ordering Information**

Speed (MHz)	Ordering Code	Package Name			
250	CY7C1470V33-250AXC	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x	Commercial	
	CY7C1472V33-250AXC		1.4 mm)		
	CY7C1470V33-250BZC	BB165C	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)		
	CY7C1472V33-250BZC				
	CY7C1474V33-250BGC	BB209A	209-ball Ball Grid Array (14 x 22 x 1.76 mm)		
	CY7C1470V33-250BZXC	BB165C	Lead-Free 165-ball Fine Pitch Ball Grid Array		
	CY7C1472V33-250BZXC		(15 x 17 x 1.4 mm)		
	CY7C1474V33-250BGXC	BB209A	Lead-Free 209-ball Ball Grid Array (14 x 22 x 1.76 mm)		
200	CY7C1470V33-200AXC	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x		
	CY7C1472V33-200AXC		1.4 mm)		
	CY7C1470V33-200BZC	BB165C	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)		
	CY7C1472V33-200BZC				
	CY7C1474V33-200BGC	BB209A	209-ball Ball Grid Array (14 x 22 x 1.76 mm)	1	
	CY7C1470V33-200BZXC	BB165C	Lead-Free 165-ball Fine Pitch Ball Grid Array		
	CY7C1472V33-200BZXC		(15 x 17 x 1.4 mm)		
	CY7C1474V33-200BGXC	BB209A	Lead-Free 209-ball Ball Grid Array (14 x 22 x 1.76 mm)		
167	CY7C1470V33-167AXC	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x		
	CY7C1472V33-167AXC		1.4 mm)		
	CY7C1470V33-167BZC	BB165C	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)		
	CY7C1472V33-167BZC				
	CY7C1474V33-167BGC	BB209A	209-ball Ball Grid Array (14 x 22 x 1.76 mm)		
	CY7C1470V33-167BZXC	BB165C	Lead-Free 165-ball Fine Pitch Ball Grid Array		
	CY7C1472V33-167BZXC		(15 x 17 x 1.4 mm)		
	CY7C1474V33-167BGXC	BB209A	Lead-Free 209-ball Ball Grid Array (14 x 22 x 1.76 mm)		
167	CY7C1470V33-167AXI	A101	Lead-Free 100-lead Thin Quad Flat Pack (14 x 20 x	Industrial	
	CY7C1472V33-167AXI		1.4 mm)		
	CY7C1470V33-167BZI	BB165C	165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm)		
	CY7C1472V33-167BZI				
	CY7C1474V33-167BGI	BB209A	209-ball Ball Grid Array (14 x 22 x 1.76 mm)		
	CY7C1470V33-167BZXI	BB165C	Lead-Free 165-ball Fine Pitch Ball Grid Array		
	CY7C1472V33-167BZXI		(15 x 17 x 1.4 mm)		
	CY7C1474V33-167BGXI	BB209A	Lead-Free 209-ball Ball Grid Array (14 x 22 x 1.76 mm)		


Shaded area contains advance information
Please contact your local Cypress sales representative for availability of these parts.
Lead-free BG packages (Ordering Code: BGX) will be available in 2005.



# **Package Diagrams**

#### 100-pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101


# DIMENSIONS ARE IN MILLIMETERS.





#### Package Diagrams (continued)


#### 209-Ball FBGA (14 x 22 x 1.76 mm) BB209A





# Package Diagrams (continued)

#### 165-Ball FBGA (15 x 17 x 1.40 mm) BB165C



ZBT is a trademark of Integrated Device Technology. No Bus Latency and NoBL are trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.





# **Document History Page**

Document Title: CY7C1470V33/CY7C1472V33/CY7C1474V33 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL™ Architecture Document Number: 38-05289

	i Nullibel. 3	T T T		T
REV.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	114676	08/06/02	PKS	New Data Sheet
*A	121520	01/27/03	CJM	Updated features for package offering Removed 300-MHz offering Changed tCO, tEOV, tCHZ, tEOHZ from 2.4 ns to 2.6 ns (250 MHz), tDOH, tCLZ from 0.8 ns to 1.0 ns (250 MHz), tDOH, tCLZ from 1.0 ns to 1.3 ns (200 MHz) Updated ordering information Changed Advanced Information to Preliminary
*B	223721	See ECN	NJY	Changed timing diagrams Changed logic block diagrams Modified Functional Description Modified "Functional Overview" section Added boundary scan order for all packages Included thermal numbers and capacitance values for all packages Included IDD and ISB values Removed 250-MHz offering and included 225-MHz speed bin Changed package outline for 165FBGA package and 209-ball BGA package Removed 119-BGA package offering
*C	235012	See ECN	RYQ	Minor Change: The data sheets do not match on the spec system and external web.
*D	243572	See ECN	NJY	Changed ball C11,D11,E11,F11,G11 from DQPb,DQb,DQb,DQb,DQb to DQPa,DQa,DQa,DQa in page 4 Modified capacitance values in page 20
*E	299511	See ECN	SYT VBL	Removed 225-MHz offering and included 250-MHz speed bin Changed $t_{CYC}$ from 4.4 ns to 4.0 ns for 250-MHz Speed Bin Changed $\Theta_{JA}$ from 16.8 to 24.63 °C/W and $\Theta_{JC}$ from 3.3 to 2.28 °C/W for 100 TQFP Package on Page # 20 Added lead-free information for 100-Pin TQFP and 165 FBGA Packages Added comment of 'Lead-free BG packages availability' below the Ordering Information Add Industrial part numbers in Ordering Info section.