


Frequency Synthesizers

Features

- New proprietary crystal oscillator circuitry provides low REFOUT jitter, excellent duty cycle
- Power-on delay feature ensures full VDD is reached prior to output activation
- 3.3V and 5V operation supported including the VRE (Voltage Regulated Extended) specification for Pentium™ processor
- Pin and function compatible with AV9154/AV9155
- Integral PLL loop filter components ensures stable PLL operation in noisy system environment
- Smooth frequency transition of CPU and 2XCPU outputs
- Compatible with Intel X86 and other high performance processors
- Up to eight outputs for CPU and peripherals
- Supports Green PC and notebook designs
- Custom options available with metal layer change
- High Performance, low power CMOS
- Available in 16 and 20-pin SOIC package (300 mil)





Block Diagram



Order Information

Part Number	Freq. Mask Code	Package
W48C54A	05, 08, 09, 59	G = Plastic SOIC (300 mil)
W48C55A	61	G = Plastic SOIC (300 mil)

Pin Diagram



Pin Definitions

Pin Name	Pin Type	Pin # -05, -09	Pin # -08	Pin # -59	Pin # -61	Pin Description
1.843 MHz	O	N/A	N/A	1	1	Fixed 1.843MHz output for serial I/O clock application
12MHz	O	N/A	N/A	7	8	Fixed 12MHz output for keyboard clock application
16MHz	O	N/A	N/A	N/A	6	Fixed 16MHz output for APIC or bus clock application
REF	O	11	11	11	13, 14	Fixed Reference output.
24MHz	O	N/A	N/A	6	7	Fixed 24MHz output for floppy drive or super I/O application
32MHz	O	7	7	N/A	N/A	Fixed 32MHz output for ISA or PCI bus clock application
40MHz	O	6	N/A	N/A	N/A	Fixed 40MHz output for SCSI clock application
47.059MHz	O	N/A	15	N/A	N/A	Fixed 47.059MHz output
2XCPU	O	N/A	N/A	N/A	17	2X Clock Output (refer to Frequency Selection table)
CPU	O	15	N/A	14	18	Clock Output (refer to Frequency Selection table)
NC		10, 14	1,6,10, 14,16	N/A	N/A	No Connect
OE	I	9	9	9	10	Output Enable, puts all outputs in high impedance state when low
$\overline{\text{PD}}$	I	N/A	N/A	10	12	Power Down input, puts device in power down mode when low
FS0	I	1	N/A	15	20	Frequency Selection input, LSB
FS1	I	16	N/A	16	19	Frequency Selection input
FS2	I	N/A	N/A	N/A	11	Frequency Selection input
VDD	P	4, 13	4, 13	4, 13	4, 16	Power supply connection
GND	G	5, 8, 12	5, 8, 12	5, 8, 12	5, 9, 15	Ground connection
X1	I	3	3	3	3	Crystal connection or external clock frequency input
X2	O	2	2	2	2	Crystal connection, leave unconnected when driving X1 with external clock

Overview

The W48C54A and W48C55A are general purpose clock generator ICs. Some of the standard device options described in this document are designed for PC motherboard and embedded applications. Backward compatible with the W48C54 and W48C55, these dual-PLL clock devices incorporate an improved crystal oscillator as well as other refinements. On-chip loop filter components ensure stable operation even with the noise typical of a digital system. Device functionality, including input/output options and frequency selection is determined by a single metal mask that allows quick-turn customization capability. Both 3.3 and 5 volt operation are supported.

The improved crystal oscillator of the W48C54A and W48C55A most notably provides improved duty cycle at the reference output(s). With this new design, duty cycle is not affected by varying operating conditions such as with the addition of external crystal load capacitors. Clock jitter from the 14.318MHz output(s) is also improved, as is the crystal oscillation frequency accuracy.

Like the W48C54 and W48C55, the W48C54A and W48C55A have a unique power-on delay circuit. This feature allows compatibility with certain microprocessor devices that cannot withstand clock input toggling until full supply voltage is reached. Upon application of power to the VDD pins, the W48C54A/55A output clocks are delayed (held low) for approximately 15 msec, after which they assume normal operation.

Functional Description

The Functional Block Diagram shows the reference clock source can be a crystal connected across the X1 and X2 input pins, alternatively input clock connected to the X1 input pin. In the latter case, the X2 pin is left open. With either source as reference, both the W48C54A and W48C55A generate all necessary clocks at their respective frequencies to drive the specified clocks. To provide the broadest possible range of frequencies typically required for CPU motherboard designs, the target frequencies can be selected via up to four select inputs. Consult the appropriate tables for the clock selection range. In addition, the W48C54A/55A can provide rebuffed reference clock outputs.

Both with the W48C54A and W48C55A offer smooth transitions when changing CPU/2XCPU output frequency. This feature can best be used by power management systems where it is frequently necessary to slow down the clock to conserve power. By controlling the rate of frequency transition, both devices are designed to be compatible with Intel cycle-to-cycle processor timing specifications.

Power down capability is available in selected versions of the W48C54A and W48C55A. When PD is active (low), the device is placed in a standby mode during which power dissipation is at its minimum; all clock outputs are forced low. Par-

tial power is also an available option, wherein selected outputs are disabled or enabled according to a logic input.

Table 1 Frequency Selection for W48C54A

		-05	-09	-59
FS1	FS0	CPU (MHz)	CPU (MHz)	CPU (MHz)
0	0	47.000	54.000	50.113
0	1	47.000	18.800	40.568
1	0	27.000	27.000	66.817
1	1	36.000	36.000	33.409
Input/REF		20	20	14.318

Table 2 Frequency Selection for W48C55A

			-61	
FS2	FS1	FS0	2XCPU (MHz)	CPU (MHz)
0	0	0	8	4
0	0	1	16	8
0	1	0	32	16
0	1	1	40	20
1	0	0	50	25
1	0	1	66.66	33.33
1	1	0	80	40
1	1	1	100 ¹	50 ¹

Note: 1. Not guaranteed when VDD < 4.5V.

Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other con-

ditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Symbol	Parameter	Rating	Unit
VDD	VDD referenced to GND	7.0	V
T _{STG}	Storage Temperature	-40 to +150	°C
T _A	Operating Temperature	0 to +70	°C
V _{IN}	V on I/O ref to GND	GND-5.0 to VDD+5.0	V
P _D	Power Dissipation	0.5	W

Electrical Characteristics

Table 3 5.0V DC Characteristics (0°C < T_A < 70°C, VDD = 5.0V±10%)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
V _{IL}	Input Low Voltage			0.8	V	VDD = 5.0V
V _{IH}	Input High Voltage	2.0			V	VDD = 5.0V
I _{IL}	Input Low Current (Note 1)			-100	μA	V _{IN} = 0V
I _{IH}	Input High Current			10	μA	V _{IN} = VDD
V _{OL}	Output Low Voltage			0.4	V	I _{OL} = 4mA
V _{OH}	Output High Voltage	VDD-0.4			V	I _{OH} = -1mA, VDD=5V
V _{OH}	Output High Voltage	VDD-0.8			V	I _{OH} = -4mA, VDD=5V
I _{DD}	Supply Current (Note 2)		25	40	mA	No load
F _D	Output Frequency Change (Note 3)		0.002	0.01	%	Over supply and temperature
I _{SC}	Short Circuit Current	25	40		mA	Each output clock
I _{DDSTBY}	Supply Current, Power Down (Note 4)		30		μA	
C _{IN}	Input Capacitance			10	pF	Except pins X1, X2
C _L	Load Capacitance		20		pF	Pins X1 and X2
R _P	Pull-up Resistor Value		250		kΩ	Except X1, X2

- Notes:**
1. Includes pull-up resistor
 2. No output load capacitance, CPU or 2XCPU running at 50MHz. Power supply current can change with different mask configuration.
 3. Consideration of reference crystal shift only.
 4. With full chip power down pin low.

Table 4 5.0V AC Characteristics: ($0^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$, $V_{DD} = 5.0\text{V} \pm 10\%$)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
T_{ICR}	Input Clock Rise Time			20	ns	
T_{ICF}	Input Clock Fall Time			20	ns	
T_R	Output Rise Time, 0.8 to 2.0V		1	2	ns	25pF load
T_R	Rise Time, 20% to 80% VDD		2	4	ns	25pF load
T_F	Output Fall Time, 2.0 to 0.8V		1	2	ns	25pF load
T_F	Fall Time, 80% to 20% VDD		2	4	ns	25pF load
D_T	Duty Cycle, All Outputs	40/60	50/50	60/40	%	25pF load
T_{JAB}	Jitter, Absolute			700	ps	16-100MHz clocks
F_I	Input Frequency		14.318		MHz	
T_{SK}	Clock Skew between CPU and 2XCPU outputs			1.0	ns	
T_{FT}	Frequency Transition Time		40	50	ms	From 8-100MHz

Table 5 3.3V DC Characteristics ($0^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$, $V_{DD} = 3.3\text{V} \pm 10\%$)

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
V_{IL}	Input Low Voltage			$0.15 \cdot V_{DD}$	V	$V_{DD} = 3.3\text{V}$
V_{IH}	Input High Voltage	$0.7 \cdot V_{DD}$			V	$V_{DD} = 3.3\text{V}$
I_{IL}	Input Low Current (Note 1)			-100	μA	$V_{IN} = 0\text{V}$
I_{IH}	Input High Current			10	μA	$V_{IN} = V_{DD}$
V_{OL}	Output Low Voltage			0.4	V	$I_{OL} = 4\text{mA}$
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = -4\text{mA}$, $V_{DD} = 3.3\text{V}$
I_{DD}	Supply Current (Note 2)		20	35	mA	No load
F_D	Output Frequency Change (Note 3)		0.002	0.01	%	Over supply and temperature
I_{SC}	Short Circuit Current	25	40		mA	Each output clock
I_{DDSTBY}	Supply Current, Power Down (Note 4)		300		μA	
C_{IN}	Input Capacitance			10	pF	Except pins X1, X2
C_L	Load Capacitance		20		pF	Pins X1 and X2
R_P	Pull-up Resistor Value		250		k Ω	Except X1, X2

- Notes:**
1. Includes pull-up resistor
 2. No output load capacitance, CPU or 2XCPU running at 50MHz. Power supply current can change with different mask configuration.
 3. Consideration of reference crystal shift only.
 4. With full chip power down pin low.

Table 6 3.3V AC Characteristics: $0^{\circ}\text{C} < T_A < 70^{\circ}\text{C}$, $V_{DD} = 3.3\text{V} \pm 10\%$

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
T_{ICR}	Input Clock Rise Time			20	ns	
T_{ICF}	Input Clock Fall Time			20	ns	
T_R	Rise Time, 20% to 80% VDD		2	4	ns	15pF load
T_F	Fall Time, 80% to 20% VDD		2	4	ns	15pF load
D_T	Duty Cycle, All Outputs	40/60	50/50	60/40	%	15pF load
T_{JAB}	Jitter, Absolute			700	ps	16-80MHz clocks
F_I	Input Frequency		14.318		MHz	
T_{SK}	Clock Skew between CPU and 2XCPU outputs			1.0	ns	
T_{FT}	Frequency Transition Time		40	50	ms	From 8-100MHz

Recommended Board Layout: W48C54A/55A

For optimum performance in system applications, the power supply decoupling scheme shown in Figure 1 should be used. All GND pins are connected to the ground plane.

VDD decoupling is important to both reduce phase jitter and EMI radiation. The $0.1\mu\text{F}$ decoupling capacitors should be placed as close to the VDD pins as possible, otherwise the increased trace inductance will negate its decoupling capability. the $10\mu\text{F}$ decoupling capacitor shown should be a tantalum type. For further EMI protection, the VDD connection can be made via a ferrite bead, as shown.

Figure 1 Recommended Circuit Configuration




Figure 2 16 and 20 pin SOIC (Small Outline Integrated Circuit)



S Y M B O L	COMMON DIMENSIONS			N O T E	3			5	
	MIN.	NOM.	MAX.		VARI- ATIONS	D			
						MIN.	NOM.		MAX.
A	.097	.101	.104	AA	.402	.407	.412	16	
A ₁	.0050	.009	.0115	AB	.451	.456	.461	18	
A ₂	.090	.092	.094	AC	.500	.505	.510	20	
B	.014	.016	.019	AD	.602	.607	.612	24	
C	.0091	.010	.0125	AE	.701	.706	.711	28	
D	SEE VARIATIONS			3					
E	.292	.296	.299						
e	.050 BSC								
H	.400	.406	.410						
h	.010	.013	.016						
L	.024	.032	.040						
N	SEE VARIATIONS			5					
oc	0°	5°	8°						
X	.085	.093	.100						

VARIABLE	COMMON DIMENSIONS			NOTE VARIATIONS	3 D			5 N
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A	2.46	2.56	2.64	AA	10.21	10.34	10.46	16
A ₁	0.127	0.22	0.29	AB	11.46	11.58	11.71	18
A ₂	2.29	2.34	2.39	AC	12.70	12.83	12.95	20
B	0.35	0.41	0.48	AD	15.29	15.42	15.54	24
C	0.23	0.25	0.32	AE	17.81	17.93	18.06	28
D	SEE VARIATIONS			3				
E	7.42	7.52	7.59					
e	1.27 BSC							
H	10.16	10.31	10.41					
h	0.25	0.33	0.41					
L	0.61	0.81	1.02					
N	SEE VARIATIONS			5				
∞	0°	5°	8°					
X	2.16	2.36	2.54					

Life Support Applications:
IC WORKS products are not designed for use in life support applications, devices, or systems where malfunctions of the IC WORKS product can reasonably be expected to result in personal injury. IC WORKS customers using or selling IC WORKS products for use in such applications do so at their own risk and agree to fully indemnify IC WORKS for any damages resulting in such improper use or sale.