
LTR											ONIC										
A	I TR	REVISIONS							DA	ATF (Y	R-MO-I	DA)	APPROVED								
REV		111-	. C Para							l-1- b-'		_					<i>D</i> 71)	T1			
SHEET	А	A Update dimension paragraphs to the				e outli MIL-P	ne X to RF-385	figure 535 req	1. Upo uireme	nts L	ilerplate TG	9			12-1	12-19		I hor	mas M.	Hess	
SHEET																					
REV																					
SHEET 15 16 17 18	REV																				
REV STATUS OF SHEETS REV A A A A A A A A A A A A A A A A A A A	SHEET																				
SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14	SHEET REV	1																			
PMIC N/A PREPARED BY Thanh V. Nguyen COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil PRAWING APPROVED BY Thomas M. Hess THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE PREPARED BY Thanh V. Nguyen CHECKED BY Thanh V. Nguyen MICROCIRCUIT, DIGITAL, ADVANCED CMOS, OCTAL D-TYPE FLIP-FLOP WITH MASTER RESET, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON REVISION LEVEL SIZE CAGE CODE A 67268 5962-01527	SHEET REV SHEET	15			18	,		Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ	Δ.	Δ	Δ	Δ
STANDARD MICROCIRCUIT DRAWING APPROVED BY Thomas M. Hess THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE THANN V. Nguyen COLUMBUS, OHIO 43218-3990 http://www.landandmaritime.dla.mil MICROCIRCUIT, DIGITAL, ADVANCED CMOS, OCTAL D-TYPE FLIP-FLOP WITH MASTER RESET, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON REVISION LEVEL SIZE CAGE CODE A 67268 5962-01527	SHEET REV SHEET REV STATUS	15			18 REV					ļ				1			1	1	1		1
MICROCIRCUIT DRAWING APPROVED BY Thomas M. Hess THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE Thanh V. Nguyen MICROCIRCUIT, DIGITAL, ADVANCED CMOS, OCTAL D-TYPE FLIP-FLOP WITH MASTER RESET, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON REVISION LEVEL SIZE CAGE CODE A 67268 5962-01527	SHEET REV SHEET	15			18 REV SHE	ET PAREI		1	2	ļ			6	7	8	9	10	11	12		1
DRAWING APPROVED BY Thomas M. Hess THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE APPROVED BY Thomas M. Hess DRAWING APPROVAL DATE 05-05-25 MICROCIRCUIT, DIGITAL, ADVANCED CMOS, OCTAL D-TYPE FLIP-FLOP WITH MASTER RESET, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON REVISION LEVEL SIZE CAGE CODE A 67268 5962-01527	SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16		18 REV SHE PREI	ET PAREI T	hanh V	1	2	ļ			6 C(7 DLA I	8 LANE IBUS	9 ANE, OHIO	10 MAF O 432	11 RITIM 218-3	12 E 990	13	1
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE Thomas M. Hess OCTAL D-TYPE FLIP-FLOP WITH MASTER RESET, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON SIZE A 67268 S962-01527	SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16		18 REV SHE PREI	ET PAREI T	hanh V BY	1 '. Nguy	2 en	ļ			6 C(7 DLA I	8 LANE IBUS	9 ANE, OHIO	10 MAF O 432	11 RITIM 218-3	12 E 990	13	1
FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 05-05-25 MONOLITHIC SILICON REVISION LEVEL SIZE CAGE CODE A 67268 5962-01527	SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15 NDAF	16 RD CUIT		18 REV SHE PREI	ET PAREI T CKED	hanh V BY hanh V	1 '. Nguy	2 en	ļ	4	5	6 CO	7 DLA I DLUM	8 LANE IBUS w.lan	9 ANE OHIO	10 MAF O 432 marit	11 RITIM 218-3 ime.d	12 E 990 lla.mi	13	14
DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE O5-05-25 REVISION LEVEL SIZE CAGE CODE A 67268 5962-01527	SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA	NDAF OCIRC AWIN	RD CUIT G	17	18 REV SHE PREI	PAREI CKED T ROVEI	hanh V BY hanh V D BY	1 '. Nguy	2 en	ļ	4 MIC	5 CROC	6 C(http:	7 DLA I	8 LANE IBUS w.lan	9 ANE, OHIO	10 MAF O 432 marit	11 RITIM 218-3 ime.d	12 E 990 lla.mi	13	14
DEPARTMENT OF DEFENSE REVISION LEVEL SIZE CAGE CODE A 67268 5962-01527	SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA	NDAF OCIRC AWIN	RD CUIT G	17	18 REV SHE PREI CHE	PAREL T CKED T ROVEI	hanh V BY hanh V D BY homas APPR(1. Nguyo M. He:	en en	ļ	MIC OC RES	CROCTAL SET,	CIRCID-TY	DLA I	BLANE IBUS w.lan DIGIT	9 ANE , OHIO dand	10 MAF O 432 marit ADV/P WIT	RITIM 218-3 ime.d	12 E 990 lla.mi	13	14
	SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR US DEPAI	NDAF OCIRC AWIN NG IS A SE BY A	RD CUIT G	17	18 REV SHE PREI CHE	PAREI T CKED T ROVEI T WING	hanh V BY hanh V D BY homas APPRO 05-0	1 1 // Nguyo // Nguyo // Nguyo // M. Head DVAL E	en en	ļ	MIC OC RES	CROC TAL SET,	6 CO http: CIRCI D-TY TTL ITHIC	DLA IDLUM CI/WW UIT, IF FPE F COM C SIL	B LAND IBUS W.lan DIGIT LIP-F IPAT ICON	9 ANE , OHIO dand	10 MAF O 432 marit ADV/P WIT	RITIM 218-3 ime.d	12 E 990 lla.mi	13	14
SHEET 1 OF 18	SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR U DEPAI AND AGEN	NDAF OCIRC AWIN NG IS A SE BY A RTMEN NCIES (RD CUIT G	17 BLE	18 REV SHE PREI CHE	PAREI T CKED T ROVEI T WING	hanh V BY hanh V D BY homas APPRO 05-0	1 1 // Nguyo // Nguyo // Nguyo // M. Head DVAL E	en en	ļ	MIC OC RE: MO	CROC TAL SET, NOL	CIRCID-TY	DLA I	BLANE IBUS W.lan DIGIT LIP-F IPAT ICON	9 ANE , OHIO dand	D MAF O 433 marit ADV/P WIT	ANCE H MA	ED CILASTE	13 L MOS, R	14

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACT273	Octal D-type flip-flop with master reset, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	See figure 1	20	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

STANDARD
MICROCIRCUIT DRAWING

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-01527
	REVISION LEVEL A	SHEET 2

1.3 Absolute maximum ratings. 1/ 2/ 3/ Supply voltage range (V_{CC}).....-0.5 V dc to +7.0 V dc DC input voltage range (V_{IN}) -0.5 V dc to V_{CC} + 0.5 V dc $\frac{4}{V_{CC}}$ DC input/output clamp current (I_{IK}, I_{OK})±20 mA Storage temperature range (T_{STG})-65°C to +150°C Lead temperature (soldering, 10 seconds) +260°C +260°C Junction temperature (T_J)+175°C 1.4 Recommended operating conditions. 2/ 3/ Supply voltage range (V_{CC}).....+4.5 V dc to +5.5 V dc Input voltage range (V_{IN}).....+0.0 V dc to V_{CC} Output voltage range (V_{OLIT}).....+0.0 V dc to V_{CC} Minimum high level input voltage (V_{IH}).....+2.0 V dc Maximum low level input voltage (V_{IL})......+0.8 V dc Maximum high level output current (I_{OH}).....-24 mA Maximum low level output current (I_{OL}).....+24 mA Case operating temperature range (T_C).....-55°C to +125°C

1.5 Radiation features.

Device type 01:

<u>5</u>/ Limits obtained during technology characterization/qualification, guaranteed by design or process, but not production tested unless specified by the customer through the purchase order or contract.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C. Unused inputs must be held high or low.

^{4/} The input negative voltage rating may be exceeded provided that the input clamp current rating is observed.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://assist.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240-S Arlington, VA 22201).

ASTM INTERNATIONAL (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

(Copies of this document is available online at http://www.astm.org/ or from ASTM International, 100 Barr Harbor Drive, P. O. Box C700, West Conshohocken, PA 19428-2959).

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 4

- 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 and figure 1 herein.
- 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
- 3.2.3 Truth table. The truth table shall be as specified on figure 3.
- 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.
- 3.2.5 <u>Ground bounce load circuit and waveforms</u>. The ground bounce load circuit and waveforms shall be as specified on figure 5.
 - 3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 6.
- 3.2.7 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD
MICROCIRCUIT DRAWING
DI A I AND AND MADITIME

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-01527
	REVISION LEVEL A	SHEET 5

		TABLE IA. <u>Elec</u>	trical performanc	e characte	eristics.				
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/\underline{3}/\underline{-55^{\circ}C} \le T_{C} \le +125^{\circ}C$		Device type and	Vcc	Group A subgroups			Unit
test method <u>h</u> /		+4.5 V ≤ V _{CC} : unless otherwise		device class			Min	Max	
Positive input clamp voltage 3022	V _{IC+}	For input under test, I ₁	_N = 1.0 mA	AII Q, V	0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V _{IC} -	For input under test, I ₁	_N = -1.0 mA	AII Q, V	Open	1	-0.4	-1.5	V
High level output	V _{OH}	For all inputs affecting	I _{OH} = -50 μA	All	4.5 V	1, 2, 3	4.4		V
voltage 3006	<u>5</u> /	output under test, $V_{IN} = 2.0 \text{ V}$ or 0.8 V		All	5.5 V		5.4		
		For all other inputs,	$I_{OH} = -24 \text{ mA}$	All	4.5 V	1	3.86		
		$V_{IN} = V_{CC}$ or GND		All		2, 3	3.70		
					5.5 V	1	4.86		
						2, 3	4.70		
			$I_{OH} = -50 \text{ mA}$	AII AII	5.5 V	1, 2, 3	3.85		
Low level output	V _{OL}	$5/$ output under test, $V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$	I I _{OL} = 50 μA	All	4.5 V	1, 2, 3		0.1	V
voltage 3007	<u>5</u> /			All	5.5 V			0.1	
		For all other inputs,	$I_{OL} = 24 \text{ mA}$	All	4.5 V	1		0.36	
		$V_{IN} = V_{CC}$ or GND		All		2, 3		0.50	
					5.5 V	1		0.36	
						2, 3		0.50	
			$I_{OL} = 50 \text{ mA}$	All All	5.5 V	1, 2, 3		1.65	
Input leakage	I _{IH}	For input under test, V For all other inputs,	$I_{IN} = V_{CC}$	All	5.5 V	1		0.1	μΑ
current high 3010		$V_{IN} = V_{CC}$ or GND		All		2, 3		1.0	
Input leakage current low	I _{IL}	For input under test, V For all other inputs,	I _{IN} = GND	All All	5.5 V	1		-0.1	μΑ
3009		$V_{IN} = V_{CC}$ or GND		All		2, 3		-1.0	
Quiescent supply	Іссн	$V_{IN} = V_{CC}$ or GND		All	5.5 V	1		4.0	μА
current, output high		I _{OUT} = 0.0 A		All		2, 3		80.0	
3005			M, D, P, L, R, F <u>6</u> /	01 Q, V	5.5 V	1		50.0	
Quiescent supply	I _{CCL}	V _{IN} = V _{CC} or GND		All	5.5 V	1		4.0	μА
current, output low		I _{OUT} = 0.0 A		All		2, 3		80.0	
3005			M, D, P, L, R, F <u>6</u> /	01 Q, V	5.5 V	1		50.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 6

		TABLE IA. Electrical performance	characteristics	- Contin	ued.					
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/\underline{3}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V	Device type and device	Vcc	Group A subgroups		Limits 4/			
		unless otherwise specified	class			Min	Max			
Quiescent supply current delta, TTL input levels 3005	Δlcc <u>7</u> /	For input under test, $V_{IN} = V_{CC} - 2.1 \text{ V}$ For all other inputs, $V_{IN} = V_{CC} \text{ or GND}$	AII AII	5.5 V	1, 2, 3		1.6	mA		
Input capacitance 3012	C _{IN}	T _C = 25°C See 4.4.1c	AII AII	GND	4		10	pF		
Power dissipation capacitance	C _{PD} <u>8</u> /	T _C = 25°C See 4.4.1c	AII AII	5.0 V	4		55	pF		
Low level ground bounce noise	V _{GBL} <u>9</u> /	$V_{LD} = 2.5 \text{ V}$ $I_{OL} = 24 \text{ mA}$ See figure 5	All Q, V	4.5 V	4		2000	mV		
High level ground bounce noise	V _{GBH} <u>9</u> /	$V_{LD} = 2.5 \text{ V}$ $I_{OH} = -24 \text{ mA}$ See figure 5	All Q, V	4.5 V	4		2000	mV		
Functional tests	<u>10</u> /	V _{IN} = 2.0 V or 0.8 V	All	4.5 V	7, 8	L	Н			
3014		Verify output V _{OUT} See 4.4.1b	All	5.5 V	7, 8	L	Н			
Propagation delay	t _{PHL1} ,	C _L = 50 pF minimum	All	4.5 V	9	1.0	9.0	ns		
time, CP to Qn 3003	t _{PLH1} <u>11</u> /	$R_L = 500\Omega$ See figure 6	All		10, 11	1.0	10.0			
Propagation delay	t _{PHL2}		All	4.5 V	9	1.0	9.5	ns		
time, $\overline{\text{MR}}$ to Qn 3003	<u>11</u> /		All		10, 11	1.0	11.0			
Maximum clock	f _{MAX}		All	4.5 V	9	95		MHz		
frequency	<u>12</u> /		All		10, 11	85				
Setup time, high or low, Dn to CP	t _s 12/		AII AII	4.5 V	9, 10, 11	5.0		ns		
Hold time, high or low, Dn to CP	t _h 12/		AII AII	4.5 V	9, 10, 11	2.0		ns		
CP pulse width, high or low	t _{w1}		AII AII	4.5 V	9, 10, 11	5.0		ns		
MR pulse width, low	t _{w2} 12/		All All	4.5 V	9, 10, 11	5.0		ns		
Recovery time, MR to CP	t _{rec} 12/		All All	4.5 V	9, 10, 11	4.0		ns		

- $\underline{1}$ / For tests not listed in the referenced MIL-STD-883, [e.g. V_{GBL} , V_{GBH}], utilize the general test procedure under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I_{CC} and ΔI_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 have been characterized through all levels M, D, P, L, R, and F of irradiation. However, this device is only tested at the 'F' level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level for any device, T_A = +25 °C.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 7

TABLE IA. Electrical performance characteristics - Continued.

- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at 4.5 V ≤ V_{CC} ≤ 5.5 V.
- 5/ The V_{OH} and V_{OL} tests shall be tested at V_{CC} = 4.5 V. The V_{OH} and V_{OL} tests are guaranteed, if not tested, for V_{CC} = 5.5 V. Limits shown apply to operation at V_{CC} = 5.0 V \pm 0.5 V. Transmission driving tests are performed at V_{CC} = 5.5 V with a 2 ms duration maximum. This test may be performed using V_{IN} = V_{CC} or GND. When V_{IN} = V_{CC} or GND is used, the test is guaranteed for V_{IN} = 2.0 V and 0.8 V.
- 6/ The maximum limit for this parameter at 100 krads (Si) is 4 μ A.
- 7/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{CC}$ 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times ΔI_{CC} maximum limit; and the preferred method and limits are guaranteed.
- 8/ Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and dynamic current consumption (I_S). Where:

$$\begin{split} P_D &= (C_{PD} + C_L) \; (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC}) \\ I_S &= (C_{PD} + C_L) \; V_{CC} f + I_{CC} + (n \times d \times \Delta I_{CC}) \end{split}$$

For both P_D and I_S , n is number of device inputs at TTL levels; f is the frequency of the input signal; d is duty cycle of the input signal; and C_L is the external output load capacitance.

- $\underline{9}'$ This test is for qualification only. Ground bounce tests are performed on a nonswitching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture with all outputs fully dc loaded (I_{OL} maximum and I_{OH} maximum = i.e., ± 24 mA) and 50 pF of load capacitance (see figure 5). The loads must be located as close as possible to the device output. Inputs are then conditioned with 1 MHz pulse ($I_r = I_f = 3.5 \pm 1.5$ ns) switching simultaneously and in phase such that one output is forced low and all others (possible) are switched. The low level ground bounce noise is measured at the quiet output using a F.E.T. oscilloscope probe with at least 1 M Ω impedance. Measurement is taken from the peak of the largest positive pulse with respect to the nominal low level output voltage (see figure 5). The device inputs are then conditioned such that the output under test is at a high nominal V_{OH} level. The high level ground bounce measurement is then measured from nominal V_{OH} level to the largest negative peak. This procedure is repeated such that all outputs are tested at a high and low level with a maximum number of outputs switching.
- 10/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances in accordance with MIL-STD-883 for the input voltage levels may be incorporated. For outputs, H ≥ 2.5 V, L < 2.5 V.</p>
- $\underline{11}$ / AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum AC limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.
- 12/ This test is guaranteed by design but not tested.


TABLE IB. SEP test limits. 1/2/

Device	Bias for $V_{CC} = 5.5 \text{ V No SEL at LET}$
type	$[\text{MeV/(mg/cm}^2)] \ \underline{3}/$
01	≤ 93

- 1/ For SEP test conditions, see 4.4.4.2 herein.
- 2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Tested at worst case temperature, $T_A = +125$ °C ± 10 °C for latch-up.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 8

Case outline X



	Dimensions					
Symbol	Inches		Millimeters			
	Typical	Min	Max	Typical	Min	Max
Α		0.075	0.087		1.91	2.21
b		0.015	0.019		0.38	0.48
С		0.003	0.006		0.076	0.152
D		0.505	0.515		12.83	13.08
E		0.275	0.285		6.99	7.24
E2		0.199	0.211		5.05	5.36
E3	0.037			0.95		
е		0.045	0.055		1.14	1.40
L		0.250	0.370		6.35	9.39
Q		0.010			0.25	
S1	0.021			0.55		

Note: Deviation from MIL-STD-1835 REF. F-9, CONFIG. B the dimension c is 0.003 inches minimum instead of 0.004 inches minimum and dimension Q is 0.010 inches Minimum instead of 0.026 inches minimum.

FIGURE 1. Case outline X.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 9

Device type	01
Case outline	X
Terminal number	Terminal symbol
1	\overline{MR}
2	Q0
3	D0
4	D1
5	Q1
6	Q2
7	D2
8	D3
9	Q3
10	GND
11	СР
12	Q4
13	D4
14	D5
15	Q5
16	Q6
17	D6
18	D7
19	Q7
20	V _{CC}

Terminal description			
Terminal symbol Description			
Dn (n = 0 to 7)	Data inputs		
Qn (n = 0 to 7) Data outputs			
MR	Master reset input (active low)		
СР	Clock input		

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	10

	Inputs			Operating
MR	СР	Dn Qn		mode
L	Х	Х	L	Reset (Clear)
Н	↑	Н	Н	Load '1'
Н	↑	L	L	Load '0'

H = High voltage level
L = Low voltage level
X = Immaterial
Z = High impedance
↑ = Low-to-high clock transition

FIGURE 3. Truth table.





FIGURE 4. Logic diagram.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	11



NOTE: Resistor and capacitor tolerances = $\pm 10\%$.

FIGURE 5. Ground bounce waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	12








FIGURE 6. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	13





NOTES:

- 1. $C_L = 50$ pF minimum or equivalent (includes test jig and probe capacitance).
- 2. $R_T = 50\Omega$ or equivalent, $R_L = 500\Omega$ or equivalent.
- 3. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3.0 ns; $t_r \leq$
- 4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 5. The outputs are measured one at a time with one transition per measurement.

FIGURE 6. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 14

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.

4.4.1 Group A inspection

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table IA herein. For C_{IN} and C_{PD}, test all applicable pins on five devices with zero failures.
- d. Ground bounce tests are required for device classes Q and V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. For ground bounce tests, test all applicable pins on five devices with zero failures.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	15

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)		
·	Device class Q	Device class V	
Interim electrical parameters (see 4.2)		1	
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11	
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	
Group C end-point electrical parameters (see 4.4)	1, 2, 3	<u>3</u> / 1, 2, 3, 7, 8, 9, 10 , 11	
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	

^{1/} PDA applies to subgroup 1.

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C).

Parameter <u>1</u> /	Symbol	Delta limits
Quiescent supply current	I _{CCH} , I _{CCL}	±300 nA
Supply current delta	Δlcc	±0.4 mA
Input current low level	I _{IL}	±20 nA
Input current high level	I _{IH}	±20 nA
Output voltage low level (V _{CC} = 5.5 V, I _{OL} = 24 mA)	V _{OL}	±0.04 V
Output voltage high level (V _{CC} = 5.5 V, I _{OH} = -24 mA)	V _{ОН}	±0.20 V

^{1/} These parameters shall be recorded before and after the required burn-in and life tests to determined delta limits.

- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at $T_A = +25$ °C, after exposure, to the subgroups specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	16

^{2/} PDA applies to subgroups 1, 7, and deltas.

^{3/} Delta limits, as specified in table IIB, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

Device type 02:

- (1) Inputs tested high, V_{CC} = 5.5 V dc $\pm 5\%$, V_{IN} = 5.0 V dc + 10%, R_{IN} = 1 k Ω $\pm 20\%$, and all outputs are open.
- (2) Inputs tested low, V_{CC} = 5.5 V dc ±5%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω ±20%, and all outputs are open.
- 4.4.4.1.1 <u>Accelerated annealing testing.</u> Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limits at 25° C $\pm 5^{\circ}$ C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le$ angle $\le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be \geq 20 microns in silicon.
 - e. The upset test temperature shall be +25°C and the latchup test temperature is maximum rated operating temperature ± 10 °C.
 - f. Bias conditions shall be defined by the manufacturer for latchup measurements.
 - g. For SEP test limits, see table IB herein.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-01527
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 17

- 6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.
- 6.7 <u>Additional information.</u> When specified in the purchase order or contract, a copy of the following additional data shall be supplied.
 - a. RHA upset levels.
 - b. Test conditions (SEP).
 - c. Number of upsets (SEU).
 - d. Number of transients (SET).
 - e. Occurrence of latch-up (SEL).

STANDARD			
MICROCIRCUIT DRAWING			

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-01527
	REVISION LEVEL A	SHEET 18

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 12-12-19

Approved sources of supply for SMD 5962-01527 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-0152701QXA	<u>3</u> /	54ACT273K02Q
5962-0152701QXC	<u>3</u> /	54ACT273K01Q
5962-0152701VXA	<u>3</u> /	54ACT273K02V
5962-0152701VXC	<u>3</u> /	54ACT273K01V
5962F0152701QXA	F8859	RHFACT273K02Q
5962F0152701QXC	F8859	RHFACT273K01Q
5962F0152701VXA	F8859	RHFACT273K02V
5962F0152701VXC	F8859	RHFACT273K01V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE Vendor name number and address

F8859 ST Microelectronics 3 rue de Suisse

BP4199

35041 RENNES cedex2 - France

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.