

## Stand Alone Full CAN Controller


SAE 81C90/91

### Preliminary Data

- Full CAN controller for data rate up to 1 Mbaud
- Complies with CAN specification V2.0 part A (part B passive)
- Up to 16 messages simultaneous (each with maximum data length)
- Message identifier reprogrammable "on the fly"
- Several transmit jobs can be sent with a single command
- Transmit check
- Basic CAN feature
- Time stamp for eight messages
- Two host interfaces (parallel and serial)
- User-configurable outputs for different bus concepts
- Programmable clock output
- Two 8 bit I/O-Port extension (P-LCC-44-1 package only)



P-LCC-44-1



P-LCC-28-1

The device comes in two versions:


SAE 81C90 in a P-LCC-44-1 package with two 8-bit I/O ports, and

SAE 81C91 in a P-LCC-28-1 package without I/O ports. **Ordering Information**

Type	Ordering Code	Package	Function
SAE 81C91	Q67121-F0001	P-LCC-28-1	Stand Alone Full CAN Controller Temperature range -40 to +110 °C
SAE 81C90	Q67121-H9038	P-LCC-44-1	Stand Alone Full CAN Controller Temperature range -40 to +110 °C

**Introduction**

The Siemens Stand Alone Full CAN (SFCAN) circuit incorporates all the parts for completely autonomous transmission and reception of messages using the CAN protocol. The flexible, programmable interface allows hookup to different implementations of the physical layer. The link to a host controller can be made either by a multiplexed 8-bit address/data bus or by a high-speed, serial synchronous interface.



**Figure 1**  
**Logic Symbol**

## Pin Configurations

(top view)





Figure 2

## Pin Definitions and Functions

Symbol	Pin Number		Input (I) Output (O)	Function
	P-LCC-48	P-LCC-28		
X1	11	28	I	Crystal oscillator. Must be unconnected for external clock input.
X2	10	27	I	Crystal oscillator. Used for external clock input.
CLKOUT	14	3	O	Clock output
RES	19	4	I	Reset. (Schmitt trigger characteristic)
AD0/DI	42	19	I/O	PI: Address / Data bus / SI: Data input
AD1/DO	43	20	I/O	PI: Address / Data bus / SI: Data output
AD2/CLK	44	21	I/O	PI: Address / Data bus / SI: Clock input
AD3/W	1	22	I/O	PI: Address / Data bus / SI: Write select
AD4/TIM	2	23	I/O	PI: Address / Data bus / SI: TIM = 0: Timing A; TIM = 1: Timing B
AD5	3	24	I/O	PI: Address/Data bus
AD6	4	25	I/O	PI: Address/Data bus
AD7	5	26	I/O	PI: Address/Data bus
RD	35	16	I	PI: Read / SI: no Function
WR	36	17	I	PI: Write / SI: no Function
ALE	34	15	I	PI: Address Latch Enable / SI: no Function
CS	27	12	I	Chip Select
INT	41	18	O	Interrupt
MS	26	11	I	Mode Select (PI ↔ SI)
P00 ... P03, P04 ... P07	28, 29, 30, 31, 37, 38, 39, 40	—	I/O	Port 0 These pins provide internal pullup resistors of about 10 ... 200 kΩ.
P10 ... P13, P14 ... P17	18, 17, 16, 15, 9, 8, 7, 6	—	I/O	Port 1 These pins provide internal pullup resistors of about 10 ... 200 kΩ.
TX0	25	10	O	Transmitter output 0
TX1	24	9	O	Transmitter output 1
RX0	23	8	I	Comparator input 0 / Digital input <sup>1)</sup>
RX1	22	7	I	Comparator input 1 <sup>1)</sup>


**Pin Definitions and Functions (cont'd)**

<b>Symbol</b>	<b>Pin Number</b>		<b>Input (I) Output (O)</b>	<b>Function</b>
	<b>P-LCC-48</b>	<b>P-LCC-28</b>		
$V_{DDA}$	20	5	I	Analogue power supply for comparator (may be unconnected using the digital mode)
$V_{SSA}$	21	6	I	Analogue power ground for comparator (must always be connected)
$V_{DD1}$	13	2	I	Digital power supply
$V_{DD2}$	32	13	I	Digital power supply
$V_{SS1}$	12	1	I	Digital power ground
$V_{SS2}$	33	14	I	Digital power ground

1) If the bus lines work according to the ISO specification, additional circuitry is necessary for Interconnection of the input comparator to the bus lines

## Functional Description

The Siemens stand-alone Full-CAN (SFCAN) circuit is a large-scale-integrated peripheral device that executes the entire protocol of an automobile or industrial network.



**Figure 3**  
**Block Diagram**

Bus communication is based on the controller-area-network (CAN) protocol. With features like short message length, guaranteed reaction time for messages of appropriate priority, which is defined by the message identifiers. Also included are powerful error detection and treatment capabilities plus ease of operation. The CAN protocol is especially designed for the requirements of automobile and industrial electronic networks.

The SFCAN circuit incorporates all the parts for completely independent transmission and reception of messages using the CAN protocol. The flexible, programmable interface allows connection to different implementations of the physical layer. The link to a host controller can be made either by a multiplexed 8-bit address/data bus or by a high-speed, serial synchronous interface.

### **Message Memory**

The SFCAN circuit filters incoming messages with an associative memory (CAM = content-addressable memory). For this the identifier and RTR bits of the required message must be written to the appropriate memory location.

The identifier of each incoming message is compared with the identifiers stored in the CAM. Upon a match the received data bytes are written into the RAM buffer of the matching message. At the same time the corresponding receive-ready bit is set and a receive interrupt is generated, if it is enabled. If no match is detected, the received message is rejected.

Identifiers can be reprogrammed at any time, although it is possible that data of the old or new identifier may be lost during reprogramming.

An incoming transmit request will only be satisfied automatically by the hardware if the RTR bit of the particular identifier is set in CAM.

To ensure data consistency when reading or writing several data bytes, these data are buffered in a 64-bit shadow register (see **Figure 4** 'CAM, Message Memory and Time-Stamp Registers' below).

Writing must start with the most-significant data byte. When data byte 0 is written, the contents of the shadow register are transferred in parallel into the RAM of the respective message. For read operations data are transferred into the shadow register automatically by interpreting the address of the byte that is being read. In this way, for example, reading address 83<sub>H</sub> ensures that the data of locations 80<sub>H</sub> through 87<sub>H</sub> go into the shadow register. But transfer is only made if a date of another message has been read out before. Upon reading the highest data byte of a message (e.g. address 87<sub>H</sub>) the shadow register is newly loaded in any case.

**Note:** For these reasons it is absolutely essential to ensure that the writing of data is not interrupted by a read operation and vice versa, a read operation should not be interrupted by a write.




Figure 4  
CAM, Message Memory and Time-Stamp Registers

**Bit Stream Processor (BSP)**

The bit-stream processor controls the entire protocol, differentiates between the frames types and detects frame errors.

**Error Management Logic (EML)**

The error-management logic receives error messages from the BSP and, in turn, sends back information about error state to the BSP and CIL.

**Bit Timing Logic (BTL)**

The bit-timing logic determines the timing of the bits and synchronizes with the edges of the bit stream on the CAN bus.

**Transceiver Control Logic (TCL)**

The transceiver-control logic consists of programmable output driver, input comparator and input multiplexer.

**Clock Generator (CG)**

The clock generator consists of an oscillator and a programmable divider. The oscillator can be fed from an external quartz crystal, ceramic resonator or an external timing source. The permissible crystal frequency is 1 to 20 MHz, and the external clock may be between 0 and 20 MHz. A programmable frequency, dependent on the crystal clock, is available with the CLKOUT pin, e.g. for the clocking of a host controller.

**CPU Interface Logic (CIL)**

The CPU interface logic controls the access of the host via the parallel or serial interface, interprets the commands and outputs status and interrupt information.

**Transmit Check**

The CAN protocol ensures a very high integrity for the data transferred over the bus. The on-chip path from the data stored in parallel to the serial bit stream is not protected by the protocol. To eliminate any possible uncertainties at this point too, the SFCAN circuit incorporates a transmit-check unit. This unit reads back a transmitted message via the normal receive path from the bus interface and compares the data with those written into the message memory by the host controller. If any inconsistency of the data is detected, the current message will be invalidated by an error frame.

The transmit-check error counter TCEC is then incremented by 1. If this counter reaches 4 an error interrupt (bit TCI in the INT register) is generated, provided that this has not been masked (bit ETCI in the IMSK register). This count will also produce the Bus Off status.

The TCEC is set to 0 after a reset and can be read and also written for test purposes at any time.

**Note:** The transmit-check is an additional feature of the Siemens Full CAN Chip and is not part of the CAN protocol.

**Time Stamp**

It is impossible to determine from the received data in the message memory when they were received. So the host controller is unable to derive any information about the actuality or the repetition rate of the data.

To enable an indication of the time of reception for at least some of the messages, a 16-bit timer is implemented on the SFCAN circuit. The content of this gets written into the time-stamp registers of the particular message when it is received (for the messages 0 through 7). There are two time-stamp bytes for each of the messages 0 through 7, and these hold the value of the 16-bit timer.

The actuality of a message is determined by subtracting the old time-stamp of a message, stored in the host controller, from the new one, with respect to the timer overflow bit.

Overflow of the timer can be detected by bit TSOV in the CTRL register. This bit does not trigger an interrupt and has to be reset by the host controller. Depending on the setting of bits TSP0 and TSP1 in the CTRL register, the counter is fed with 1/32, 1/64, 1/128 or 1/256 of the bus clock. The momentary timer status can be read and set at any time. The timer starts at 0 after a reset and cannot be stopped.

**I/O-Ports**

There are two parallel I/O ports in the SAE 81C90, each with eight pins. These ports are configured pin by pin as input or output, depending on the contents of the port-direction register.

The output data for the port pins can be written (latched) into the port-latch register. Reading this register reproduces the contents of the latch. The levels on the port pins can be read from the port-pin register.

For the SAE 81C91 in its P-LCC-28-1 package, the pads of the I/O ports are not bonded and therefore unavailable to the user.

**Control Registers**

The SFCAN circuit is controlled by registers. These can be accessed by the addresses listed below. If not otherwise noted in the detailed description they are readable and writable.

## Address Assignments: Control Registers

Register Name	Address	Function	Reset Value	Read Write <sup>1)</sup>
BL1	00 <sub>H</sub>	Bit-length register 1	00 <sub>H</sub>	r/w, l
BL2	01 <sub>H</sub>	Bit-length register 2	00 <sub>H</sub>	r/w, l
OC	02 <sub>H</sub>	Output-control register	00 <sub>H</sub>	r/w, l
BRP	03 <sub>H</sub>	Baud-rate prescaler	00 <sub>H</sub>	wo, l
RR1	04 <sub>H</sub>	Receive-ready register 1	00 <sub>H</sub>	r/w
RR2	05 <sub>H</sub>	Receive-ready register 2	00 <sub>H</sub>	r/w
RIM1	06 <sub>H</sub>	Receive-interrupt-mask register 1	00 <sub>H</sub>	r/w
RIM2	07 <sub>H</sub>	Receive-interrupt-mask register 2	00 <sub>H</sub>	r/w
TRS1	08 <sub>H</sub>	Transmit-request-set register 1	00 <sub>H</sub>	r/w
TRS2	09 <sub>H</sub>	Transmit-request-set register 2	00 <sub>H</sub>	r/w
IMSK	0A <sub>H</sub>	Interrupt-mask register	00 <sub>H</sub>	r/w
MOD	10 <sub>H</sub>	Mode/status register	00 <sub>H</sub>	r/w
INT	11 <sub>H</sub>	Interrupt register	00 <sub>H</sub>	r/w
CTRL	12 <sub>H</sub>	Control register	00 <sub>H</sub>	r/w
CC	14 <sub>H</sub>	Clock-control register	01 <sub>H</sub>	wo
TCEC	15 <sub>H</sub>	Transmit-check error counter	00 <sub>H</sub>	r/w
TCD	16 <sub>H</sub>	Transmit-check data register	XX	ro
TRR1	18 <sub>H</sub>	Transmit-request-reset register 1	00 <sub>H</sub>	wo
TRR2	19 <sub>H</sub>	Transmit-request-reset register 2	00 <sub>H</sub>	wo
RRP1	1A <sub>H</sub>	Remote-request-pending register 1	00 <sub>H</sub>	ro
RRP2	1B <sub>H</sub>	Remote-request-pending register 2	00 <sub>H</sub>	ro
TSCH	1C <sub>H</sub>	Time-Stamp counter high byte	00 <sub>H</sub>	r/w
TSCL	1D <sub>H</sub>	Time-Stamp counter low byte	00 <sub>H</sub>	r/w
P0PDR	28 <sub>H</sub>	Port 0 port-direction register	00 <sub>H</sub>	r/w
P0PR	29 <sub>H</sub>	Port 0 pin register	00 <sub>H</sub>	ro
P0LR	2A <sub>H</sub>	Port 0 latch register	00 <sub>H</sub>	r/w
P1PDR	2C <sub>H</sub>	Port 1 port-direction register	00 <sub>H</sub>	r/w
P1PR	2D <sub>H</sub>	Port 1 pin register	00 <sub>H</sub>	ro
P1LR	2E <sub>H</sub>	Port 1 latch register	00 <sub>H</sub>	r/w

<sup>1)</sup> ro: readonly, r/w read and write access, l: access only with bit IM set, wo: write only

Addresses not listed above are not available and must not be written in initialization mode.

**Message-Memory Layout****Time Stamp registers**

<b>Address</b>	<b>Function</b>	
30 <sub>H</sub>	High Byte	Time-Stamp 0
31 <sub>H</sub>	Low Byte	
32 <sub>H</sub>	High Byte	Time-Stamp 1
33 <sub>H</sub>	Low Byte	
:	:	:
3C <sub>H</sub>	High Byte	Time-Stamp 6
3D <sub>H</sub>	Low Byte	
3E <sub>H</sub>	High Byte	Time-Stamp 7
3F <sub>H</sub>	Low Byte	

**Descriptor Registers**

<b>Address</b>	<b>Function</b>	
40 <sub>H</sub>	Byte 0	Descriptor 0
41 <sub>H</sub>	Byte 1	
42 <sub>H</sub>	Byte 0	Descriptor 1
43 <sub>H</sub>	Byte 1	
:	:	:
5C <sub>H</sub>	Byte 0	Descriptor 14
5D <sub>H</sub>	Byte 1	
5E <sub>H</sub>	Byte 0	Descriptor 15
5F <sub>H</sub>	Byte 1	

**Data Registers**

Address	Function	
80H	Byte 0	Message 0
81H	Byte 1	
82H	Byte 2	
83H	Byte 3	
84H	Byte 4	
85H	Byte 5	
86H	Byte 6	
87H	Byte 7	
88H	Byte 0	Message 1
89H	Byte 1	
8AH	Byte 2	
8BH	Byte 3	
8CH	Byte 4	
8DH	Byte 5	
8EH	Byte 6	
8FH	Byte 7	
:	:	:
F8H	Byte 0	Message 15
F9H	Byte 1	
FAH	Byte 2	
FBH	Byte 3	
FCH	Byte 4	
FDH	Byte 5	
FEH	Byte 6	
FFH	Byte 7	

**Descriptor Registers**

7	6	5	4	3	2	1	0
<b>ID.10</b>	<b>ID.9</b>	<b>ID.8</b>	<b>ID.7</b>	<b>ID.6</b>	<b>ID.5</b>	<b>ID.4</b>	<b>ID.3</b>

7	6	5	4	3	2	1	0
<b>ID.2</b>	<b>ID.1</b>	<b>ID.0</b>	<b>RTR</b>	<b>DLC.3</b>	<b>DLC.2</b>	<b>DLC.1</b>	<b>DLC.0</b>

These two registers contain the eleven bits of the message identifier (ID.0 through ID.10), the remote-transmission-request bit (RTR) and the data length code (DLC.0 through DLC.3) of a message.

**Note:** Bitfield DLC allows data length codes of 0...8 bytes (DLC=0000...1000). All other bit combinations are not permitted.

For the transmission of remote frames (RTR = 1) the data-length-code must be set like the DLC-bits of the corresponding data frame.

**Time-Stamp Registers**

7	6	5	4	3	2	1	0
<b>TS15</b>	<b>TS14</b>	<b>TS13</b>	<b>TS12</b>	<b>TS11</b>	<b>TS10</b>	<b>TS9</b>	<b>TS8</b>

7	6	5	4	3	2	1	0
<b>TS7</b>	<b>TS6</b>	<b>TS5</b>	<b>TS4</b>	<b>TS3</b>	<b>TS2</b>	<b>TS1</b>	<b>TS0</b>

The two registers contain the time-stamp of the corresponding message. Both registers can only be read.

## Mode/Status-Register MOD

7	6	5	4	3	2	1	0
<b>ADE</b>	<b>RS</b>	<b>TC</b>	<b>TWL</b>	<b>RWL</b>	<b>BS</b>	<b>RES</b>	<b>IM</b>

The register can be read and written except otherwise noted; the reset value is 00H.

Symbol	Function
<b>IM</b>	<b>Init Mode</b> IM = 1: Setting this bit to 1 enables the initialization mode: write access to the configuration registers BL1, BL2, OC, BRP is enabled. If the bit stays set, the chip enters the normal mode, with enabled access to the configuration registers. If this bit is set in conjunction with bit RES a hard software reset is activated. IM = 0: Normal mode.
<b>RES</b>	<b>Reset Request</b> RES = 1: The chip enters the reset state: – if bit IM = 0 a soft reset takes place. – if bit IM = 1 a hard reset takes place further details see below. RES = 0: Normal mode.
<b>BS</b>	<b>Bus State (read only)</b> BS = 1: Bus Off state, the IC does not participate in bus activities. BS = 0: Normal mode.
<b>RWL</b>	<b>Receiver Warning Level (read only)</b> RWL = 1: Receive-error counter larger or equal 96. RWL = 0: Receive-error counter smaller 96.
<b>TWL</b>	<b>Transmit Warning Level (read only)</b> TWL = 1: Transmit-error counter larger or equal 96. TWL = 0: Transmit-error counter smaller 96.
<b>TC</b>	<b>Transmission Complete (read only)</b> TC = 1: The last transmission request was executed successfully. TC = 0: The last transmission request is not yet executed successfully.
<b>RS</b>	<b>Receive State (read only)</b> RS = 1: Currently the SAE81C90/91 is in receive mode. RS = 0: No receive.
<b>ADE</b>	<b>Auto Decrement Enable</b> ADE = 1: With every read or write access using the serial synchronous interface SI the address is decremented by one automatically. So one can access data continuously without the need of writing a new address. ADE = 0: No automatic address decrement.

**Notes on Bit TC**

Scanning this bit is particularly useful if only one transmission is active. If there are several transmission jobs at the same time, it is better to scan the transmit-request register, because bit TC may possibly only be set very briefly between acknowledgment of the previous message and the start of the next one.

**Notes on Bit RES and IM and reset modes**

There are three different reset modes implemented in the SAE 81C90/91:

hardware reset (activated by low level on pin RES)

hard software reset (activated by setting both bits RES and IM to 1)

soft software reset (activated by setting bit RES to 1 and bit IM to 0)

The only difference between hardware and hard software reset affect bits RES and IM, that are not changed by software reset.

With soft software reset the registers RR1, RR2, TRS1, TRS2, RRP1 and RRP2 are set to 0, all busactivities are stopped, the error counters are not set to 0, the Bus Off state is cancelled only after 128 idle phases (according to the CAN protocol 1 idle phase = 11 recessive bits in sequence). Simply spoken a soft software reset interrupts and cancels all bus activities and - if necessary - recovers from Bus Off state.

**Notes on Bit RS**

Bit RS directly reflects the internal status.

RS is '0' during transmission or when the SAE 81C90/91 is idle.

RS is '1' during reception or during the synchronization after a reset (duration: 1 idle phase).

## Control Register CTRL

7	6	5	4	3	2	1	0
<b>RX</b>	<b>TST</b>	<b>TSP1</b>	<b>TSP0</b>	<b>TSOV</b>	<b>SME</b>	<b>TCE</b>	<b>MM</b>

The register can be read and written; the reset value is 00H.

Symbol	Function
<b>MM</b>	<b>Monitor Mode</b> MM = 1: The memory location of message 0 receives all identifiers that are not accepted by other memory locations (corresponds to a Basic CAN receive register). MM = 0: The above memory location responds like all others.
<b>TCE</b>	<b>Transmit Check Enable</b> TCE = 1: If the transmit check detects an error, the message is invalidated by an error frame and the error counter TCEC is incremented by 1. If the counter reaches 4, the Bus Off status is initiated and, if enabled, an interrupt (TCI) is generated. TCE = 0: If the transmit check detects an error, there is no intervention.
<b>SME</b>	<b>Sleep Mode Enable</b> SME = 1: The sleep mode is enabled: the crystal oscillator is deactivated, all other activities are inhibited. The wake up is done by a reset signal or by an active signal at the CS pin or by an input edge going from recessive to dominant at pin Rx0 or Rx1. SME = 0: Normal operation.
<b>TSOV</b>	<b>Time Stamp Overflow</b> TSOV = 1: There was at least one overflow of the time-stamp timer. TSOV = 0: There has been no overflow.
<b>TSP0</b> <b>TSP1</b>	<b>Time Stamp Prescaler</b> TSP1TSP0 Clock of time-stamp timer 0 0 $f_{BL} / 32$ 0 1 $f_{BL} / 64$ 1 0 $f_{BL} / 128$ 1 1 $f_{BL} / 256$ (For $f_{BL}$ see baud-rate prescaler BRP).
<b>TST</b>	<b>Time Stamp Test</b> TST = 1: The time-stamp prescaler is deactivated. Only for test, bit IM (MOD.0) must be set to 1. TST = 0: The prescaler is activated.
<b>RX</b>	<b>Input Monitor RX</b> This bit monitors the actual state of the digital input pin RX0.

**Interrupt Register INT**

7	6	5	4	3	2	1	0
<b>TCI</b>	<b>EPI</b>	<b>BOI</b>	<b>WUPI</b>	<b>RFI</b>	<b>WLI</b>	<b>TI</b>	<b>RI</b>

Register bits can be reset by writing 0 to the respective bit, writing 1 has no effect.

<b>Symbol</b>	<b>Function</b>
<b>RI</b>	<b>Receive Interrupt</b> After a valid message has been received and filed, this bit is set and an interrupt generated. This bit will remain set until all bits of the registers RR1 and RR2 are reset.
<b>TI</b>	<b>Transmit Interrupt</b> This bit is set and an interrupt generated as soon as a transmit request has been processed.
<b>WLI</b>	<b>Warning Level Interrupt</b> If at least one of the two error counters is greater than or equals 96, this bit is set and an interrupt generated.
<b>RFI</b>	<b>Remote Frame Interrupt</b> This interrupt is generated after reception of a remote frame.
<b>WUPI</b>	<b>Wake Up Interrupt</b> After a wake-up this bit is set and an interrupt generated.
<b>BOI</b>	<b>Bus Off Interrupt</b> This bit is set and an interrupt generated when the Bus Off status is entered.
<b>EPI</b>	<b>Error Passive Interrupt</b> If at least one of the two error counters is greater than or equals 128, this bit is set and an interrupt generated.
<b>TCI</b>	<b>Transmit Check Interrupt</b> If the transmit-check error counter reaches 4, this bit is set and an interrupt generated.

All bits of this register must be reset by software.

**Note:** An interrupt is only generated, if the respective IMSK bit is set. The bits in this register are set independent of the IMSK-Register.

**Bit-Length Register 1 BL1**

7	6	5	4	3	2	1	0
<b>SAM</b>	<b>TS2.2</b>	<b>TS2.1</b>	<b>TS2.0</b>	<b>TS1.3</b>	<b>TS1.2</b>	<b>TS1.1</b>	<b>TS1.0</b>

The register can always be read but only written when bit IM (MOD.0) is set; the reset value is 00H.

Symbol	Function
<b>TS1.3 - TS1.0</b>	<b>Length of segment 1 (TSEG1).</b> $TSEG1 = (TS1 + 1) \times t_{SCL}$
<b>TS2.2 - TS2.0</b>	<b>Length of segment 2 (TSEG2).</b> $TSEG2 = (TS2 + 1) \times t_{SCL}$
<b>SAM</b>	<b>Sample Rate</b> SAM = 1: Input signal is sampled three times per bit. SAM = 0: Input signal is sampled once per bit.  Note: Bit SAM should only be set to 1 using very low baud rates.

For  $t_{SCL}$  see baud-rate prescaler BRP.

## Bit-Length Register 2 BL2

7	6	5	4	3	2	1	0
<b>IPOL</b>	<b>DI</b>	—	—	—	<b>SM</b>	<b>SJW.1</b>	<b>SJW.0</b>

The register can always be read but only written when bit IM (MOD.0) is set; the reset value is 00H.

Symbol	Function
<b>SJW.1 - SJW.0</b>	<b>Maximum Synchronization Jump Width.</b> $SJWidth = (SJW + 1) \times t_{SCL}$
<b>SM</b>	<b>Speed Mode</b> Determines which edges are used for synchronization. SM = 1: Both edges are used. SM = 0: Recessive to dominant is used.  Note: According to the CAN specification this bit should not be set to 1.
—	<b>Reserved</b> , must be 0 (read value is not defined when IM is set).
—	<b>Reserved</b> , must be 0 (read value is not defined when IM is set).
—	<b>Reserved</b> , must be 0 (read value is not defined when IM is set).
<b>DI</b>	<b>Digital Input</b> DI = 1: The input signal on pin RX0 is evaluated digitally. The input comparator is inactive. Pin RX1 should be on $V_{SS}$ DI = 0: The input signal is applied to the input comparator.
<b>IPOL</b>	<b>Input Polarity</b> IPOL = 1: The input level is inverted. IPOL = 0: The input level remains unaltered.

For  $t_{SCL}$  see baud-rate prescaler BRP.

**Interrupt-Mask Register IMSK**

7	6	5	4	3	2	1	0
<b>ETCI</b>	<b>EEPI</b>	<b>EBOI</b>	<b>EWUPI</b>	<b>ERFI</b>	<b>EWLI</b>	<b>ETI</b>	<b>ERI</b>

The register can be read and written; the reset value is 00H.

Symbol	Function
<b>ERI</b>	<b>Enable Receive Interrupt</b> ERI = 1: Receive interrupts are enabled. ERI = 0: No receive interrupt enabled.
<b>ETI</b>	<b>Enable Transmit Interrupt</b> ETI = 1: Completed transmit jobs generate interrupts. ETI = 0: No transmit interrupt enabled.
<b>EWLI</b>	<b>Enable Warning Level Interrupt</b> EWLI = 1: There is an interrupt when the warning level is reached. EWLI = 0: No warning level interrupt enabled.
<b>ERFI</b>	<b>Enable Remote Frame Interrupt</b> ERFI = 1: A receive interrupt is generated after receiving a remote frame. ERFI = 0: No remote frame interrupt enabled.
<b>EWUPI</b>	<b>Enable Wake Up Interrupt</b> EWUPI = 1: Wake-up is enabled as interrupt. EWUPI = 0: No wake up interrupt enabled.
<b>EBOI</b>	<b>Enable Bus Off Interrupt</b> EBOI = 1: Bus off is enabled as interrupt. EBOI = 0: No bus off interrupt enabled.
<b>EEPI</b>	<b>Enable Error Passive Interrupt</b> EEPI = 1: Error passive is enabled as interrupt. EEPI = 0: No error passive interrupt enabled.
<b>ETCI</b>	<b>Enable Transmit Check Error Interrupt</b> ETCI = 1: Transmit-check error is enabled as interrupt. ETCI = 0: No transmit check interrupt enabled.

**Note:** The above bits determine if an event activates the INT pin. They don't influence the INT register.

**Baud Rate Prescaler BRP**

7	6	5	4	3	2	1	0
—	—	<b>BRP5</b>	<b>BRP4</b>	<b>BRP3</b>	<b>BRP2</b>	<b>BRP1</b>	<b>BRP0</b>

The register is not readable and can only be written when bit IM (MOD.0) is set.  
The reset value is 00H.

Symbol	Function
<b>BRP5 - BRP0</b>	<b>Baud Rate Prescaler</b> This register determines the system clock. $t_{SCL} = (BRP + 1) \times 2t_{OSC}$
—	<b>Reserved</b> , must be 0
—	<b>Reserved</b> , must be 0

$$t_{OSC} = 1 / f_{crystal}$$

The bit length  $t_{BL}$  is computed as follows:

$$t_{BL} = T_{SEG1} + T_{SEG2} + 1 \ t_{SCL}$$

The baudrate BR is:

$$BR = f_{crystal} / (2 \times (BRP + 1) \times (TS1 + TS2 + 3))$$

**Note:** BRP = BRP0...BRP5      see Baud Rate Prescaler  
TS1 = TS1.0...TS1.3      see Bit Length Register 1  
TS2 = TS2.0...TS2.2      see Bit Length Register 1

**Output-Control Register OC**

7	6	5	4	3	2	1	0
OCTP.1	OCTN.1	OCP.1	OCTP.0	OCTN.0	OCP.0	OCM.1	OCM.0

The register can always be read but only written when bit IM (MOD.0) is set; the reset value is 00H.


**Output Modes**

OCM.1	OCM.0	Output Mode
0	X	<b>Normal Mode:</b> TX0 = Bit Sequence, TX1 = Bit Sequence
1	0	<b>Test Mode:</b> TX0 = Bit Sequence, TX1 = RX0
1	1	<b>Clock Mode:</b> TX0 = Bit Sequence, TX1 = Bit Clock

**Output Programming**



OCTP.x	OCTN.x	OCP.x	Data	TxP	TxN	TXx-Level
0	0	0	0 = dominant	OFF	OFF	float
0	0	0	1 = recessive	OFF	OFF	float
0	0	1	0	OFF	OFF	float
0	0	1	1	OFF	OFF	float
0	1	0	0	OFF	ON	LOW
0	1	0	1	OFF	OFF	float
0	1	1	0	OFF	OFF	float
0	1	1	1	OFF	ON	LOW
1	0	0	0	OFF	OFF	float
1	0	0	1	ON	OFF	HIGH
1	0	1	0	ON	OFF	HIGH
1	0	1	1	OFF	OFF	float
1	1	0	0	OFF	ON	LOW
1	1	0	1	ON	OFF	HIGH
1	1	1	0	ON	OFF	HIGH
1	1	1	1	OFF	ON	LOW

TxP is the output transistor switching to  $V_{DD}$ , TxN switches to  $V_{SS}$ .  
 TXx is the output level at the transmit pin.



**Figure 5**  
**Output Control Circuitry**

### Receive-Ready Registers RR1 and RR2



The register bits can be reset by writing 0 to the respective bit, writing 1 has no effect; the reset value is 00<sub>16</sub>. Bit RR<sub>x</sub> is set when a message has arrived and been written into the memory location of message x. Setting this bit by hardware can generate a receive interrupt, which can be blocked by bit RIM<sub>x</sub> in the receive-interrupt-mask register. Bits RR<sub>x</sub> must be reset by software.

**Receive-Interrupt-Mask Registers RIM1 and RIM2**

7	6	5	4	3	2	1	0
<b>RIM7</b>	<b>RIM6</b>	<b>RIM5</b>	<b>RIM4</b>	<b>RIM3</b>	<b>RIM2</b>	<b>RIM1</b>	<b>RIM0</b>

7	6	5	4	3	2	1	0
<b>RIM15</b>	<b>RIM14</b>	<b>RIM13</b>	<b>RIM12</b>	<b>RIM11</b>	<b>RIM10</b>	<b>RIM9</b>	<b>RIM8</b>

These registers can be read and written; the reset value is 00H.

Setting bit RIMx enables a receive interrupt to be generated if the receive-ready bit RR<sub>x</sub> has been set, i.e. a message has arrived and was written into the memory location of message x.

Bit ERI in the interrupt-mask register IM blocks all receive interrupts, even if bits RIMx are set.

**Transmit-Request Registers TR1 and TR2**

The transmit-request registers are each divided in the addresses for setting and resetting of the transmission request. In this manner it is prevented that when writing these registers bits become set again which meanwhile were reset because of a completed transmission.

**Transmit-Request-Set Registers TRS1 and TRS2**

7	6	5	4	3	2	1	0
<b>TRS7</b>	<b>TRS6</b>	<b>TRS5</b>	<b>TRS4</b>	<b>TRS3</b>	<b>TRS2</b>	<b>TRS1</b>	<b>TRS0</b>

7	6	5	4	3	2	1	0
<b>TRS15</b>	<b>TRS14</b>	<b>TRS13</b>	<b>TRS12</b>	<b>TRS11</b>	<b>TRS10</b>	<b>TRS9</b>	<b>TRS8</b>

These registers can be read. Writing 1 to a bit takes effect, writing 0 has no effect; the reset value is 00H.

Setting bit TR<sub>x</sub> causes the particular message x to be transmitted. The bit is reset by hardware after transmission. Several bits can be set simultaneously. In this way all messages whose request bits are set are transmitted in turn, starting with the memory location with the highest number.

**Transmit-Request-Reset Registers TRR1 and TRR2**

7	6	5	4	3	2	1	0
<b>TRR7</b>	<b>TRR6</b>	<b>TRR5</b>	<b>TRR4</b>	<b>TRR3</b>	<b>TRR2</b>	<b>TRR1</b>	<b>TRR0</b>

7	6	5	4	3	2	1	0
<b>TRR15</b>	<b>TRR14</b>	<b>TRR13</b>	<b>TRR12</b>	<b>TRR11</b>	<b>TRR10</b>	<b>TRR9</b>	<b>TRR8</b>

These registers can not be read and only writing 1 to a bit takes effect.

Setting bit TRRx causes a transmission request, initiated by the corresponding bit TRSx, to be cancelled, provided that it is not currently processed. Bit TRSx is set to 0 by this action.

**Remote-Request-Pending Register RRP1**

7	6	5	4	3	2	1	0
<b>RRP7</b>	<b>RRP6</b>	<b>RRP5</b>	<b>RRP4</b>	<b>RRP3</b>	<b>RRP2</b>	<b>RRP1</b>	<b>RRP0</b>

**Remote-Request-Pending Register RRP2**

7	6	5	4	3	2	1	0
<b>RRP15</b>	<b>RRP14</b>	<b>RRP13</b>	<b>RRP12</b>	<b>RRP11</b>	<b>RRP10</b>	<b>RRP9</b>	<b>RRP8</b>

These registers can only be read; the reset value 00H.

If bit RRPx by is set a remote frame was received for the particular message x, and is not yet answered by the transmission of the corresponding message.

**Port-Latch Registers P0LR and P1LR**

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

**Port-Pin Registers P0PR and P1PR**

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

**Port-Direction Registers P0PDR and P1PDR**

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

Except for the port-pin registers which can only be read all registers can be read and written; the reset value of the port registers is 00H.

After a reset, the ports are switched as inputs. The state of the pin can be read via the port register. Setting a bit of the port-direction register to 1 causes the associated port pin to be switched as an output. The output data can then be written (latched) into the port register. The latch can be read from the port-latch register, the levels on the port pins from the port-pin register.

In parallel to the standard CMOS structure there is an additional internal pull up resistor of about 10 ... 200 kΩ at each port pin.

**Clock-Control Register CC**

7	6	5	4	3	2	1	0
-	-	-	-	CC3	CC2	CC1	CC0

This register can only be written (special procedure see below); the reset value is 01<sub>H</sub>.

The clock control register determines the output frequency at pin CLK.

CC3	CC2	CC1	CC0	Output frequency
0	0	0	0	$f_{osc}$
0	0	0	1	$f_{osc}/2$
0	0	1	0	$f_{osc}/4$
0	0	1	1	$f_{osc}/6$
0	1	0	0	$f_{osc}/8$
0	1	0	1	$f_{osc}/10$
0	1	1	0	$f_{osc}/12$
0	1	1	1	$f_{osc}/14$
1	X	X	X	switched off (Low level)

Bits 4 through 7 must be 0 except for the case described below:

Writing to this register requires a special protocol in order to avoid erroneous writing:

- Step 1: Write 80<sub>H</sub> to CC
- Step 2: Write desired value to CC

**Transmit-Check Error Counter TCEC**

7	6	5	4	3	2	1	0
-	-	-	-	-	TCEC2	TCEC1	TCEC0

This register can be read and written; the reset value is 00H.

This register counts the errors detected by the transmit check. When a count of 4 is reached (TCEC2 = 1) an interrupt is generated if enabled. Furthermore if bit TCE (CTRL.1) is set to 1 the Bus Off status is initiated.

Bits 3 through 7 must be 0.

**Transmit-Check Data Register TCD**

7	6	5	4	3	2	1	0

This register can only be read; the reset value is undefined.

This register, when a transmit-check error appears, contains the data byte that led to the error. By reading the contents of the register one can see which byte was actually being sent. This way an error analysis can be attempted.

**Time-Stamp Counter TSCL and TSCH**

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

7	6	5	4	3	2	1	0
D15	D14	D13	D12	D11	D10	D9	D8


Via these registers the time-stamp counter can be read and written, the reset value is 00H.

### **Bit Timing**

A regular bit period is composed of the following three segments:

- synchronization segment
- timing segment 1
- timing segment 2.

The sampling point is between timing segment 1 and timing segment 2.



**Figure 6**  
**Bit Time Segments**

### **Synchronization**

The edge of the input signal is expected during the sync segment (duration = 1 system clock cycle =  $1 t_{SCL}$ ).

### **Timing Segment 1**


Timing segment 1 determines the sampling point within a bit period. This point is always at the end of segment 1. The segment is programmable from 1 to 16  $t_{SCL}$  (see bit-length register BL1).

### **Timing Segment 2**


Timing segment 2 provides extra time for internal processing after the sampling point. The segment is programmable from 1 to 8  $t_{SCL}$  (see bit-length register BL1).

### **Synchronization Jump Width**

To compensate for phase shifts between the oscillator frequencies of the different bus stations, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. The synchronization jump width (SJW) determines the maximum number of system clock pulses by which the bit period can be lengthened or shortened for resynchronization. The synchronization jump width is programmable from 1 to 4  $t_{SCL}$  (see bit-length register BL2).



**Figure 7**  
**Lengthening a Bit Period**



**Figure 8**  
**Shortening a Bit Period**

### Delay Times

The total delay is calculated from the following single delays:

- $2 \times$  physical bus  $t_{\text{bus}}$  (max. 100 ns acc. to CAN specification)
- $2 \times$  input comparator  $t_{\text{Comp}}$  (depends on application circuit)
- $2 \times$  output driver  $t_{\text{Driver}}$  (depends on application circuit)
- $1 \times$  input to output of CAN controller  $t_{\text{InOut}}$  (max.  $1 t_{\text{SCL}} + 80$  ns)

$$t_{\text{Delay}} = 2 \times (t_{\text{bus}} + t_{\text{Comp}} + t_{\text{Driver}}) + t_{\text{InOut}}$$

### Recommendations

On the premise of the stated conditions, there are the following essential requirements to be maintained:

$$\begin{aligned} t_{\text{TSEG1}} &\geq t_{\text{TSEG2}} \\ t_{\text{TSEG1}} &\geq t_{\text{Delay}} \\ t_{\text{TSEG2}} &> t_{\text{SJW}} \\ t_{\text{TSEG2}} &\geq 3 \times t_{\text{SCL}} + \text{SJW} \quad \text{if bit SAM = 1.} \end{aligned}$$

## Host Interfaces

There are two different host interfaces implemented in the SAE 81C90/91.

Data and addresses on a multiplexed 8-bit bus, compatible with Siemens microcontrollers (C5xx, C16x), can be transferred via the parallel interface (PI). Using the serial synchronous interface (SI), any host controller with a serial three-lead interface can be connected with.

The interface is selected by hardware through the wiring of the MS (Mode Select) pin. This pin may not be switched during operation. If there is a High level on the MS pin, the SI and thus pins DI, DO, CLK,  $\overline{W}$  and TIM are activated, while pins AD5 through AD7,  $\overline{RD}$ ,  $\overline{WR}$  and ALE are inactive. A Low level on the MS pin switches to the PI and thus activates pins AD0 through AD7,  $\overline{RD}$ ,  $\overline{WR}$  and ALE.

### Parallel Interface PI

The parallel interface uses a multiplexed 8-bit address/data bus. First the address of the required register is applied to the pins AD0 through AD7. A falling edge on pin ALE means that this address is transferred to an on-chip latch. After this, data can either be written into the selected register (pin  $\overline{WR} = 0$ ) or read from it (pin  $\overline{RD} = 0$ ) via the address/data bus. Pin  $\overline{CS}$  must be 0 for the entire duration of the  $\overline{RD}/\overline{WR}$  active time so that the circuit is activated.

### Serial Synchronous Interface SI

If the SI is used the unused pins of PI must be set to inactive levels ( $\overline{RD}$ ,  $\overline{WR}$  to  $V_{DD}$  and ALE, AD5, AD6, AD7 to  $V_{SS}$ ).

Communication on the SI is accomplished according to the following procedure:

Each access to the stand-alone Full-CAN circuit has to be started by activating the device ( $\overline{CS} = 0$ ). After the beginning of access, an address must be written first and then data can be read or written. The required function is determined by pin  $\overline{W}$  ( $\overline{W} = 1$ : read;  $\overline{W} = 0$ : write). If the automatic decrementing of the address is activated (bit ADE in the MOD register), any number of data bytes can be accessed in succession. Finally the device has to be deactivated.


#### Procedure:

- Activate device ( $\overline{CS} = 0$ )
- Set pin  $\overline{W}$  to 1 for read, to 0 for write
- Write in address of first data byte
- Read out/write in one or more data bytes
- Deactivate device ( $\overline{CS} = 1$ )

The most-significant bit is always output as the first bit of an address or a data byte.

Data from pin DI are transferred into the internal shift register with the **rising** edge of the clock. The active clock edge of pin DO is selectable via the pin TIM. If this pin is 0 the data are output from the shift register to pin DO with the **rising** clock edge (Timing A). If the pin TIM is 1, the output of data is done with the **falling** edge (Timing B).

The timing for reading and writing of two data bytes with automatic decrementing activated is illustrated below.



**Figure 9**  
**Serial Interface Timing (for 2 Data Bytes)**

**Absolute Maximum Ratings**

Ambient temperature under bias ( $T_A$ ).....	- 40 to + 110 °C
Storage temperature ( $T_{ST}$ ).....	- 50 to + 150 °C
Voltage on $V_{CC}$ pins with respect to ground ( $V_{SS}$ ).....	- 0.5 to + 6.0 V
Voltage on any pin with respect to ground ( $V_{SS}$ ) .....	- 0.5 to $V_{CC}$ + 0.5 V
Input current on any pin during overload condition.....	- 10 to + 10 mA
Absolute sum of all input currents during overload condition.....	100 mA
Power dissipation.....	0.5 W

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $V_{IN} > V_{CC}$  or  $V_{IN} < V_{SS}$ ) the voltage on pins with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the Absolute Maximum Ratings.

**Parameter Interpretation**

The parameters listed in the following partly represent the characteristics of the SAE 81C90/91 and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

**DC (Device Characteristics):**

The logic of the SAE 81C90/91 will provide signals with the respective timing characteristics.

**SR (System Requirement):**

The external system must provide signals with the respective timing characteristics to the SAE 81C90/91.

**DC Characteristics**

$V_{CC} = 5 \text{ V} \pm 10 \%$ ;  $V_{SS} = 0 \text{ V}$   
 $T_A = -40 \text{ to } +110 \text{ }^\circ\text{C}$

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Input low voltage (all except XTAL1 and XTAL2)	$V_{IL}$ SR	0	0.3 $V_{CC}$	V	—
Input low voltage (XTAL1 and XTAL2)	$V_{ILX}$ SR	0	0.5	V	—
Input high voltage (all except XTAL1 and XTAL2)	$V_{IH}$ SR	0.7 $V_{CC}$	$V_{CC}$	V	—
Input high voltage (XTAL1 and XTAL2)	$V_{IHX}$ SR	$V_{CC} - 1.0$	$V_{CC}$	V	—
Comparator input voltage	$V_{CI}$ SR	0.5	$V_{CC} + 0.5$	V	—
Common mode voltage <sup>1)</sup>	$V_{ICOM}$ SR	1.5	$V_{CC} - 1.5$	V	—
Hysteresis <sup>1)</sup>	$V_{HYS}$ DC	—	100 <sup>2)</sup>	mV	—
Offset voltage <sup>1)</sup>	$V_{OFF}$ DC	—	100 <sup>2)</sup>	mV	—
Output low voltage (all except CLKOUT, TX0, TX1)	$V_{OL}$ DC	—	0.2 $V_{CC}$	V	$I_{OL1} = 1.6 \text{ mA}$
Output low voltage (CLKOUT)	$V_{OLC}$ DC	—	0.4	V	$I_{OL1} = 10 \text{ mA}$
Output high voltage (all except CLKOUT, TX0, TX1)	$V_{OH}$ DC	0.8 $V_{CC}$	$V_{CC}$	V	$I_{OH} = -1.6 \text{ mA}$
Output high voltage (CLKOUT)	$V_{OHC}$ DC	$V_{CC} - 0.8$	$V_{CC}$	V	$I_{OH} = -10 \text{ mA}$
Input leakage current	$I_I$ DC	—	$\pm 1$	$\mu\text{A}$	$0 \text{ V} < V_{IN} < V_{CC}$ <sup>3)</sup>
Source output current (TX0, TX1)	$I_{SRC}$ DC	5	—	mA	$V_O = V_{CC} - 1 \text{ V}$
Sink output current (TX0, TX1)	$I_{SNK}$ DC	5	—	mA	$V_O = 1 \text{ V}$
Low end capacitance <sup>4)</sup>	$C_L$ DC	27	47	pF	
Pin capacitance <sup>1)</sup>	$C_I$ DC	—	10	pF	$f = 1 \text{ MHz}$ $T_A = 25 \text{ }^\circ\text{C}$
Power supply current	$I_{CC}$	—	30	mA	

**Notes**

- 1) Not 100 % tested, guaranteed by design characterization.
- 2) This value is a typical value!
- 3) This specification does not apply to the port pins (P00 ... P07, P10 ... P17) due to the implemented pullups!
- 4) In oscillator mode the size of the low-end capacitance must correspond to the specification of the crystal manufacturer.

**AC Characteristics (General Timing)** $V_{CC} = 5 \text{ V} \pm 10 \%$ ;  $V_{SS} = 0 \text{ V}$  $T_A = -40 \text{ to } +110 \text{ }^\circ\text{C}$ 

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Oscillator period	$t_{OSC}$	SR	50	—	ns
Clock input high time	$t_H$	SR	23.5	—	ns
Clock input low time	$t_L$	SR	23.5	—	ns
Reset pulse width	$t_{RES}$	SR	2	—	$t_{OSC}$
Output rise time <sup>1)</sup>	$t_{QR}$	DC	—	40	ns $C_L = 70 \text{ pF}$
Output fall time <sup>1)</sup>	$t_{QF}$	DC	—	40	ns $C_L = 70 \text{ pF}$
CLKOUT rise time <sup>1)</sup>	$t_{QRC}$	DC	—	20	ns $C_L = 50 \text{ pF}$
CLKOUT fall time <sup>1)</sup>	$t_{QFC}$	DC	—	20	ns $C_L = 50 \text{ pF}$

1) Not 100 % tested, guaranteed by design characterization.


**AC Characteristics (SI Timing)** $V_{CC} = 5 \text{ V} \pm 10 \%$ ;  $V_{SS} = 0 \text{ V}$  $T_A = -40 \text{ to } +110 \text{ }^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ 

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Chip Select Setup	$t_{CSS}$	SR	10	—	ns
Clock High Time	$t_{CH}$	SR	$1.5 t_{OSC} + 10$	—	ns
Clock Low Time	$t_{CL}$	SR	$1.5 t_{OSC} + 10$	—	ns
Clock Period	$t_C$	SR	$4 t_{OSC}$	—	ns
DI Setup	$t_{DIS}$	SR	10	—	ns
DI Hold	$t_{DIH}$	SR	0	—	ns
Address to Data Out	$t_{ADO}$	DC	$3 t_{OSC}$	—	ns
Output Delay	$t_{OD}$	DC	—	25	ns
Data Float after CS high	$t_{DF}$	DC	—	25	ns
Chip Select Hold	$t_{CSH}$	SR	$1 t_{OSC}$	—	ns
Write to Clock	$t_{WC}$	—	0	—	ns
W to CS high	$t_{WCS}$	SR	0	—	ns
Address to Data In	$t_{ADI}$	DC	0	—	ns


## AC Characteristics (PI Timing)

$V_{CC} = 5 \text{ V} \pm 10 \%$ ;  $V_{SS} = 0 \text{ V}$   
 $T_A = -40 \text{ to } +110 \text{ }^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Read-Cycle time	$t_{CYR}$ DC	4 $t_{osc}$		ns	
Write-Cycle time	$t_{CYW}$ DC	4 $t_{osc}$		ns	
ALE pulse width	$t_{LHLL}$ DC	30		ns	
Address setup to ALE low	$t_{AVLL}$ SR	20		ns	
Address hold after ALE low	$t_{LLAX}$ SR	20		ns	
RD pulse width	$t_{RLRH}$ SR	2 $t_{osc}$ + 30		ns	
WR pulse width	$t_{WLWH}$ SR	2 $t_{osc}$ + 30		ns	
ALE low to WR active	$t_{LLWL}$ SR	20		ns	
ALE low to RD active	$t_{LLRL}$ SR	20		ns	
Data float after RD high	$t_{RFDX}$ DC	0	20	ns	
RD low to data valid	$t_{RLDV}$ DC		2 $t_{osc}$ + 20	ns	
Data setup before WR high	$t_{DVWH}$ SR	30		ns	
Data hold after WR high	$t_{WHDX}$ SR	30		ns	
CS low to RD low	$t_{CLRL}$ SR	0		ns	
CS low to WR low	$t_{CLWL}$ SR	0		ns	
WR high to next ALE low	$t_{WHLL}$ SR	1.5 $t_{osc}$		ns	



**Figure 10**  
**PI Timing: Read-Cycle-Timing**



**Figure 11**  
**PI Timing: Write-Cycle-Timing**




Figure 12  
SI-Read-Timing (Timing A: Pin TIM = 0)





Figure 13  
SI-Read-Timing (Timing B: Pin TIM = 1)




**Figure 14**  
**SI-Write-Timing**

**Package Outlines**

The SAE 81C90/91 is available in two different packages:

- in a P-LCC-44-1 package named as SAE 81C90 and
- in a P-LCC-28-1 package named as SAE 81C91.

**Note:** In the last package the pads of the I/O-ports are not bonded and so they are not available.


**Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

**SMD = Surface Mounted Device**

Dimensions in mm

## Plastic Package, P-LCC-28-1 (SMD) ~



1) Does not include plastic or metal protrusion of 0.15 max. per side

GPL05018

## **Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

B158-H6869-X-X-9600

Dimensions in mm

## Semiconductor Group

42

■ A2235605 0079784 250 ■