

FEATURES




- Max. propagation delay of 1100ps
- Max. enable to output delay of 1400ps
- IEE min. of -80mA
- ESD protection of 2000V
- Industry standard 100K ECL levels
- Extended supply voltage option:
VEE = -4.2V to -5.5V
- Voltage and temperature compensation for improved noise immunity
- Internal 75KΩ input pull-down resistors
- 50% faster than National or Signetics
- Function and pinout compatible with National and Signetics F100K
- Available in CERDIP, CERPACK and PLCC

DESCRIPTION

The SY100S355 offers four transparent latches with differential outputs and is designed for use in high-performance ECL systems. The Select inputs (S_0 , S_1) select one of the two sources of input data (D_0 or D_1) to the latch. The Select inputs can also force the outputs to a logic LOW when the latch is in the transparent mode. The latches are in the transparent mode when both Enables (E_1 , E_2) are at a logic LOW state. In the transparent mode, the Select inputs can pass an input logic HIGH from D_0 or D_1 to the output.

If the Select inputs are tied together, then input data from either D_0 or D_1 is always passed through. A rising edge on either Enable input will latch the outputs with the most recent data at the latch inputs being stored. The Master Reset (MR) input overrides all other inputs and takes the Q outputs to a logic LOW. The inputs on this device have 75KΩ pull-down resistors.


PIN CONFIGURATIONS



PIN NAMES

Label	Function
$E_1 - E_2$	Enable Inputs (Active LOW)
S_0 , S_1	Select Inputs
MR	Master Reset
$D_{0a} - D_{0d}$	Data Inputs
$Q_a - Q_d$	Data Outputs
$\bar{Q}_a - \bar{Q}_d$	Complementary Data Outputs
VEES	VEE Substrate
VCCA	Vcco for ECL Outputs

TRUTH TABLE⁽¹⁾



Inputs							Outputs	
MR	$\bar{E}_1$	$\bar{E}_2$	S ₁	$\bar{S}_0$	D _{1X}	D _{0X}	$\bar{Q}_x$	Q _x
H	X	X	X	X	X	X	H	L
L	L	L	H	H	H	X	L	H
L	L	L	H	H	L	X	H	L
L	L	L	L	L	X	H	L	H
L	L	L	L	L	X	L	H	L
L	L	L	L	H	X	X	H	L
L	L	L	H	L	H	X	L	H
L	L	L	H	L	X	H	L	H
L	L	L	H	L	L	L	H	L
L	H	X	X	X	X	X	Latched	Latched
L	X	H	X	X	X	X	Latched	Latched

1. H = High Voltage Level
L = Low Voltage Level
X = Don't Care

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
I _{IH}	Input HIGH Current S ₀ , S ₁ E ₁ , E ₂ D _{na} , D _{nd} MR	—	—	220 350 340 430	μA	V _{IN} = V _{IH} (Max.)
I _{EE}	Power Supply Current	−80	−57	−40	mA	Inputs Open

AC ELECTRICAL CHARACTERISTICS

CERDIP

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND, TA = 0°C to +85°C

Symbol	Parameter	TA = 0°C		TA = +25°C		TA = +85°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tPLH tPHL	Propagation Delay Dna – Dnd to Output (Transparent Mode)	400	1300	400	1300	400	1300	ps
tPLH tPHL	Propagation Delay So, S1 to Output (Transparent Mode)	400	1600	400	1600	400	1600	ps
tPLH tPHL	Propagation Delay E1, E2 to Output	300	1200	300	1200	300	1200	ps
tPLH tPHL	Propagation Delay MR to Output	300	1600	300	1600	300	1600	ps
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps
ts	Set-up Time Dna – Dnd So, S1 MR (Release Time)	700	—	700	—	700	—	ps
		1200	—	1200	—	1200	—	
		1000	—	1000	—	1000	—	
th	Hold Time Dna – Dnd So, S1	400	—	400	—	400	—	ps
		400	—	400	—	400	—	
tpw (L)	Pulse Width LOW, E1, E2	1000	—	1000	—	1000	—	ps
tpw (H)	Pulse Width HIGH, MR	1000	—	1000	—	1000	—	ps

AC ELECTRICAL CHARACTERISTICS (CONT'D.)

CERPACK

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	$T_A = 0^{\circ}C$		$T_A = +25^{\circ}C$		$T_A = +85^{\circ}C$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tPLH tPHL	Propagation Delay D _{na} – D _{nd} to Output (Transparent Mode)	300	1200	300	1200	300	1200	ps
tPLH tPHL	Propagation Delay S ₀ , S ₁ to Output (Transparent Mode)	300	1500	300	1500	300	1500	ps
tPLH tPHL	Propagation Delay E ₁ , E ₂ to Output	300	1500	300	1500	300	1500	ps
tPLH tPHL	Propagation Delay MR to Output	300	1200	300	1200	300	1200	ps
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps
t _s	Set-up Time D _{na} – D _{nd}	700	—	700	—	700	—	ps
	S ₀ , S ₁	1200	—	1200	—	1200	—	
	MR (Release Time)	1000	—	1000	—	1000	—	
t _h	Hold Time D _{na} – D _{nd}	400	—	400	—	400	—	ps
	S ₀ , S ₁	400	—	400	—	400	—	
tPW (L)	Pulse Width LOW, E ₁ , E ₂	1000	—	1000	—	1000	—	ps
tPW (H)	Pulse Width HIGH, MR	1000	—	1000	—	1000	—	ps

AC ELECTRICAL CHARACTERISTICS (CONT'D.)


PLCC

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	$T_A = 0^{\circ}C$		$T_A = +25^{\circ}C$		$T_A = +85^{\circ}C$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tPLH tPHL	Propagation Delay $D_{na} - D_{nd}$ to Output (Transparent Mode)	300	1100	300	1100	300	1100	ps
tPLH tPHL	Propagation Delay S_0, S_1 to Output (Transparent Mode)	300	1400	300	1400	300	1400	ps
tPLH tPHL	Propagation Delay $\bar{E}_1, \bar{E}_2$ to Output	300	1400	300	1400	300	1400	ps
tPLH tPHL	Propagation Delay MR to Output	300	1100	300	1100	300	1100	ps
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps
ts	Set-up Time $D_{na} - D_{nd}$	700	—	700	—	700	—	ps
	S_0, S_1	1200	—	1200	—	1200	—	
	MR (Release Time)	1000	—	1000	—	1000	—	
th	Hold Time $D_{na} - D_{nd}$	300	—	300	—	300	—	ps
	S_0, S_1	300	—	300	—	300	—	
tPW (L)	Pulse Width LOW, $\bar{E}_1, \bar{E}_2$	1000	—	1000	—	1000	—	ps
tPW (H)	Pulse Width HIGH, MR	1000	—	1000	—	1000	—	ps


6

TIMING DIAGRAMS




Enable Timing

TIMING DIAGRAMS (CONT'D.)



Reset Timing



Data Set-up and Hold Times

NOTES:

t_s is the minimum time before the transition of the clock that information must be present at the data input.

t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY100S355DC	D24-1	Commercial
SY100S355FC	F24-1	Commercial
SY100S355JC	J28-1	Commercial
SY100S355JCTR	J28-1	Commercial