



The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

32-bit Microcontrollers

CMOS

FR60Lite MB91265A Series

MB91267A/267NA/F267A/F267NA/V265A

■ DESCRIPTION

The MB91265A series is a 32-bit RISC microcontroller designed by Fujitsu Microelectronics for embedded control applications which require high-speed processing.

The CPU is used the FR family* and the compatibility of FR60Lite.

MB91267NA/F267NA loads the C-CAN (1 channel) .

* : FR is the abbreviation of FUJITSU RISC controller.

■ FEATURES

- FR60Lite CPU
 - 32-bit RISC, load/store architecture with a five-stage pipeline
 - Maximum operating frequency : 33 MHz (oscillation frequency 4.192 MHz, oscillation frequency 8-multiplier (PLL clock multiplication method))
 - 16-bit fixed length instructions (basic instructions)
 - Execution speed of instructions : 1 instruction per cycle
 - Memory-to-memory transfer, bit handling, barrel shift instructions, etc. : Instructions suitable for embedded applications
 - Function entry/exit instructions, multiple-register load/store instructions : Instructions adapted for C-language
 - Register interlock function : Facilitates coding in assembler.
- Built-in multiplier with instruction-level support
 - 32-bit multiplication with sign : 5 cycles
 - 16-bit multiplication with sign : 3 cycles
- Interrupt (PC, PS save) : 6 cycles, 16 priority levels
- Harvard architecture allowing program access and data access to be executed simultaneously
- Instruction compatible with FR family

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL : <http://edevic.fujitsu.com/micom/en-support/>

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.

MB91265A Series


(Continued)

• Internal peripheral functions

	MB91V265A	MB91F267A	MB91F267NA	MB91267A	MB91267NA
	Evaluation product	Flash memory product		MASK ROM product	
Package	PGA-401 (Lead pitch 2.54 mm interstitial)	LQFP-64 (Lead pitch 0.65 mm)			
ROM/Flash size	External SRAM	128 Kbytes			
RAM size	24 Kbytes	4 Kbytes			
C-CAN	1 channel	No	1 channel	No	1 channel

- A/D converter (sequential comparison type)
Resolution : 8/10 bits : 4 channels × 1 unit, 7 channels × 1 unit
Conversion time : 1.2 μs (Minimum conversion time system clock at 33 MHz)
1.35 μs (Minimum conversion time system clock at 20 MHz)
- External interrupt input : 8 channels
- Bit search module (for REALOS)
Function for searching the MSB (upper bit) in each word for the first 1-to-0 inverted bit position
- C-CAN 32MSB : 1 channel (loaded in MB91267NA/F267NA)
- UART (Full-duplex double buffer) : 2 channels
Selectable parity On/Off
Asynchronous (start-stop synchronized) or clock-synchronous communications selectable
Internal timer for dedicated baud rate (U-TIMER) on each channel
External clock can be used as transfer clock
Error detection function for parity, frame, and overrun errors
- 8/16-bit PPG timer : 8 channels (at 8-bit) / 4 channels (at 16-bit)
- Timing generator
- 16-bit reload timer : 3 channels (with cascade mode, without output of reload timer 0)
- 16-bit free-run timer : 3 channels
- 16-bit PWC timer : 1 channel
- Input capture : 4 channels (interface with free-run timer)
- Output compare : 6 channels (interface with free-run timer)
- Waveform generator
Various waveforms which are generated by using output compare, 16-bit PPG timer 0, and 16-bit dead timer
- SUM of products macro
RAM : instruction RAM (I-RAM) 256 × 16-bit
coefficient RAM (X-RAM) 64 × 16-bit
variable RAM (Y-RAM) 64 × 16-bit
Execution of 1 cycle MAC (16-bit × 16-bit + 40 bits)
Operation results are extracted rounded from 40 to 16 bits
- DMAC (DMA Controller) : 5 channels
Operation of transfer and activation by internal peripheral interrupts and software
- Watchdog timer
- Low-power consumption mode
Sleep/stop function
- Package : LQFP-64
- Technology : CMOS 0.35 μm
- Power supply : 1-power supply (Vcc = 4.0 V to 5.5 V)

PIN ASSIGNMENT



MB91265A Series

■ PIN DESCRIPTION

Pin no.	Pin name	I/O Circuit type*1	Description
3	AN0	G	Analog input terminal of A/D converter 1. This function becomes valid when set the corresponding AICR1 register to analog input.
	P50		General purpose input/output port. This function becomes valid when analog input is set to disabled.
4	AN1	G	Analog input terminal of A/D converter 1. This function becomes valid when set the corresponding AICR1 register to analog input.
	P51		General purpose input/output port. This function becomes valid when analog input is set to disabled.
5	AN2	G	Analog input terminal of A/D converter 1. This function becomes valid when set the corresponding AICR1 register to analog input.
	P52		General purpose input/output port. This function becomes valid when analog input is set to disabled.
6	AN3	G	Analog input terminal of A/D converter 1. This function becomes valid when set the corresponding AICR1 register to analog input.
	P53		General purpose input/output port. This function becomes valid when analog input is set to disabled.
7	AN4	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
	P54		General purpose input/output port. This function becomes valid when analog input is set to disabled.
8	AN5	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
	P55		General purpose input/output port. This function becomes valid when analog input is set to disabled.
9	AN6	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
	P56		General purpose input/output port. This function becomes valid when analog input is set to disabled.
10	AN7	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
	P57		General purpose input/output port. This function becomes valid when analog input is set to disabled.
11	AN8	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
	P44		General purpose input/output port. This function becomes valid when analog input is set to disabled.
12	AN9	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
	P45		General purpose input/output port. This function becomes valid when analog input is set to disabled.

(Continued)

MB91265A Series

Pin no.	Pin name	I/O Circuit type*1	Description
13	AN10	G	Analog input terminal of A/D converter 2. This function becomes valid when set the corresponding AICR2 register to analog input.
	P46		General purpose input/output port. This function becomes valid when analog input is set to disabled.
14	NMI	H	NMI (Non Maskable Interrupt) input terminal.
18	INT4	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	PPG1		Output terminal of PPG timer 1. This function becomes valid when output of PPG timer 1 is set to enabled.
	P00		General purpose input/output port. This function becomes valid when output of PPG timer 1 and external interrupt input are set to disabled.
19	PPG2	D	Output terminal of PPG timer 2. This function becomes valid when output of PPG timer 2 is set to enabled.
	P01		General purpose input/output port. This function becomes valid when output of PPG timer 2 is set to disabled.
20	INT5	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	PPG3		Output terminal of PPG timer 3. This function becomes valid when output of PPG timer 3 is set to enabled.
	P02		General purpose input/output port. This function becomes valid when output of PPG timer 3 and external interrupt input are set to disabled.
21	TIN0	D	External trigger input terminal of reload timer 0. Since this input is used as required while the trigger input is enabled, the port output must remain off unless intentionally used.
	P03		General purpose input/output port. This function becomes valid when external clock input of reload timer 0 is set to disabled.
22	TIN1	D	External trigger input terminal of reload timer 1. Since this input is used as required while the trigger input is enabled, the port output must remain off unless intentionally used.
	P04		General purpose input/output port. This function becomes valid when external clock input of reload timer 1 is set to disabled.
23	TIN2	D	External trigger input terminal of reload timer 2. Since this input is used as required while the trigger input is enabled, the port output must remain off unless intentionally used.
	P05		General purpose input/output port. This function becomes valid when external clock input of reload timer 2 is set to disabled.

(Continued)

MB91265A Series

Pin no.	Pin name	I/O Circuit type*1	Description
24	TOT1	D	Output terminal of reload timer 1. This function becomes valid when output of reload timer 1 is set to enabled.
	P06		General purpose input/output port. This function becomes valid when output of reload timer 1 is set to disabled.
25	TOT2	D	Output terminal of reload timer 2. This function becomes valid when output of reload timer 2 is set to enabled.
	P07		General purpose input/output port. This function becomes valid when output of reload timer 2 is set to disabled.
26	SOT0	D	UART0 data output terminal. This function becomes valid when data output of UART0 is set to enabled.
	P10		General purpose input/output port. This function becomes valid when data output of UART0 is set to disabled.
27	SIN0	D	UART0 data input terminal. Since this input is used as required while the UART0 input is enabled, the port output must remain off unless intentionally used.
	P11		General purpose input/output port. This function becomes valid when data input of UART0 is set to disabled.
28	SCK0	D	UART0 clock input/output terminal. This function becomes valid when clock output of UART0 is set to enabled.
	P12		General purpose input/output port. This function becomes valid when clock output of UART0 is set to disabled.
29	SOT1	D	UART1 data output terminal. This function becomes valid when data output of UART1 is set to enabled.
	P13		General purpose input/output port. This function becomes valid when data output of UART1 is set to disabled.
30	SIN1	D	UART1 data input terminal. Since this input is used as required while the UART1 input is enabled, the port output must remain off unless intentionally used.
	P14		General purpose input/output port. This function becomes valid when data input of UART1 is set to disabled.
31	SCK1	D	UART1 clock input/output terminal. This function becomes valid when clock output of UART1 is set to enabled.
	P15		General purpose input/output port. This function becomes valid when clock output of UART1 is set to disabled.

(Continued)

MB91265A Series

Pin no.	Pin name	I/O Circuit type*1	Description
32	INT6	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	PPG5		Output terminal of PPG timer 5. This function becomes valid when output of PPG timer 5 is set to enabled.
	RX0		RX0 input terminal of C-CAN0 (MB91267NA/F267NA) . Since this input is used as required while the RX0 input is enabled, port output must remain off unless intentionally used.
	P16		General purpose input/output port. This function becomes valid when output of PPG timer 5 and RX0 input*2 of C-CAN0 are set to disabled.
33	PPG6	D	Output terminal of PPG timer 6. This function becomes valid when output of PPG timer 6 is set to enabled.
	TX0		TX0 output terminal of C-CAN0 (MB91267NA/F267NA) . This function becomes valid when TX0 output of C-CAN0 is set to enabled.
	P17		General purpose input/output port. This function becomes valid when output of PPG timer 6 and TX0 output*2 of C-CAN0 are set to disabled.
34	ADTG1	D	External trigger input terminal of A/D converter 1. Since this input is used as required while it selects as A/D activation trigger cause, the port output must remain off unless intentionally used.
	IC2		Trigger input terminal of input capture 2. The port can serve as an input when set for input with the setting of the input capture trigger input. When the port is used for input capture input, this input is used as required. The port output must therefore remain off unless intentionally used.
	P20		General purpose input/output port. This function becomes valid when the setting of the external trigger input of A/D converter 1 or the setting of the input capture trigger input is set to disabled.
35	ADTG2	D	External trigger input terminal of A/D converter 2. Since this input is used as required while it selects as A/D activation trigger cause, the port output must remain off unless intentionally used.
	IC3		Trigger input terminal of input capture 3. The port can serve as an input when set for input with the setting of the input capture trigger input. When the port is used for input capture input, this input is used as required. The port output must therefore remain off unless intentionally used.
	P21		General purpose input/output port. This function becomes valid when the setting of the external trigger input of A/D converter 2 or the setting of the input capture trigger input is set to disabled.
36	PW10	D	Pulse width counter input of PWC timer 0 This function becomes valid when pulse width counter input of PWC timer 0 is set to enabled.
	P22		General purpose input/output port. This function becomes valid when pulse width counter input of PWC timer 0 is set to disabled.

(Continued)

MB91265A Series

Pin no.	Pin name	I/O Circuit type*1	Description
37	DTTI	D	Control input signal of multi-function timer waveform generator output RTO0 to RTO5. This function becomes valid when DTTI input is set to enabled.
	P23		General purpose input/output port. This function becomes valid when input of DTTI is set to disabled.
38	CKI	D	External clock input terminal of free-run timer. Since this input is used as required while the port is used for external clock input terminal of free-run timer, the port output must remain off unless intentionally used.
	P24		General purpose input/output port. This function becomes valid when external clock input of free-run timer is set to disabled.
39	IC0	D	Trigger input terminal of input capture 0. The port can serve as an input when set for input with the setting of the trigger input of input capture 0. When the port is used for input capture input, this input is used as required. The port output must therefore remain off unless intentionally used.
	P25		General purpose input/output port. This function becomes valid when trigger input of input capture 0 is set to disabled.
40	IC1	D	Trigger input terminal of input capture 1. The port can serve as an input when set for input with the setting of the trigger input of input capture 1. When the port is used for input capture input, this input is used as required. The port output must therefore remain off unless intentionally used.
	P26		General purpose input/output port. This function becomes valid when trigger input of input capture 1 is set to disabled.
41	P27	D	General purpose input/output port.
42	PPG0	D	Output terminal of PPG timer 0. This function becomes valid when output of PPG timer 0 is set to enabled.
	PG1		General purpose input/output port. This function becomes valid when output of PPG timer 0 is set to disabled.
43	MD2	H, K	Mode terminal 2. Setting this pin determines the basic operation mode. Connect to V _{CC} or V _{SS} . The circuit type of flash memory models is K.
44	MD1	H, K	Mode terminal 1. Setting this pin determines the basic operation mode. Connect to V _{CC} or V _{SS} . The circuit type of flash memory models is K.
45	MD0	H	Mode terminal 0. Setting this pin determines the basic operation mode. Connect to V _{CC} or V _{SS} .
46	X0	A	Clock (oscillation) input terminal.
47	X1	A	Clock (oscillation) output terminal.
49	PPG4	D	Output terminal of PPG timer 4. This function becomes valid when output of PPG timer 4 is set to enabled.
	P37		General purpose input/output port. This function becomes valid when output of PPG timer 4 is set to disabled.

(Continued)

Pin no.	Pin name	I/O Circuit type*1	Description
50	INT7	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	PPG7		Output terminal of PPG timer 7. This function becomes valid when output of PPG timer 7 is set to enabled.
	P36		General purpose input/output port. This function becomes valid when output of PPG timer 7 is set to disabled.
51	INIT	I	External reset input terminal.
52	RTO5	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
	P35		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
53	RTO4	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
	P34		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
54	RTO3	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
	P33		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
55	RTO2	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
	P32		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
56	RTO1	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
	P31		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
57	RTO0	J	Waveform generator output terminal of multi-function timer. This terminal outputs waveform set at the waveform generator. This function becomes valid when waveform generator output of multi-function timer is set to enabled.
	P30		General purpose input/output port. This function becomes valid when output of waveform generator is set to disabled.
58	INT0	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	P40		General purpose input/output port. This function becomes valid when external interrupt input is set to disabled.

(Continued)

MB91265A Series

(Continued)

Pin no.	Pin name	I/O Circuit type*1	Description
59	INT1	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	P41		General purpose input/output port. This function becomes valid when external interrupt input is set to disabled.
60	INT2	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	P42		General purpose input/output port. This function becomes valid when external interrupt input is set to disabled.
61	INT3	E	External interrupt input terminal. Since this input is used as required while the corresponding external interrupt is enabled, the port output must remain off unless intentionally used.
	P43		General purpose input/output port. This function becomes valid when external interrupt input is set to disabled.

*1 : For the I/O circuit type, refer to “ I/O CIRCUIT TYPE ”

*2 : C-CAN is set in MB91267NA/F267NA.

• Power supply and GND pins

Pin no.	Pin name	Description
16, 48	Vss	GND pins. Apply equal potential to all of the pins.
17	Vcc	Power supply pin. Apply equal potential to all of the pins.
64	AVcc	Analog power supply pin for A/D converter.
63	AVRH2	Analog reference power supply pin for A/D converter 2.
62	AVRH1	Analog reference power supply pin for A/D converter 1.
1	AVss	Analog GND pin for A/D converter.
15	C	Condenser connection pin for internal regulator.
2	ACC	Condenser connection pin for analog.

■ I/O CIRCUIT TYPE

Type	Circuit type	Remarks
A		<p>Oscillation feedback resistance for high speed (main clock oscillation) : approx. 1 MΩ</p>
D		<ul style="list-style-type: none"> • CMOS level output • CMOS level hysteresis input • With standby control • With Pull-up control • $I_{OL} = 4 \text{ mA}$
E		<ul style="list-style-type: none"> • CMOS level output • CMOS level hysteresis input • Without standby control • With Pull-up control • $I_{OL} = 4 \text{ mA}$



(Continued)

MB91265A Series

Type	Circuit type	Remarks
G		<ul style="list-style-type: none"> • Analog/CMOS level hysteresis input/output pin • CMOS level output • CMOS level hysteresis input (attached with standby control) • Analog input (Analog input is enabled when AICR's corresponding bit is set to "1".) • $I_{OL} = 4 \text{ mA}$
H		<ul style="list-style-type: none"> • CMOS level hysteresis input • Without standby control
I		<ul style="list-style-type: none"> • CMOS level hysteresis input • With pull-up resistor • Without standby control

(Continued)

(Continued)

Type	Circuit type	Remarks
J		<ul style="list-style-type: none">• CMOS level output• CMOS level hysteresis input• With standby control• $I_{OL} = 12\text{ mA}$
K		<p>Flash memory product only</p> <ul style="list-style-type: none">• CMOS level input• High voltage control for test of flash

MB91265A Series

■ HANDLING DEVICES

Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage greater than V_{CC} pin or less than V_{SS} pin is applied to an input or output pin or if an above-rating voltage is applied between V_{CC} and V_{SS} pins.

A latch-up, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use a CMOS IC, be very careful not to exceed the absolute maximum rating.

Treatment of Unused Input Pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by, for example, using a pull-up or pull-down resistor.

About Power Supply Pins

In products with multiple V_{CC} or V_{SS} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the V_{CC} and V_{SS} pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μF between V_{CC} and V_{SS} pins near this device.

About Crystal Oscillator Circuit

Noise near the X0 and X1 pins may cause the device to malfunction. Design the printed circuit board so that X0 and X1 pins the crystal oscillator (or ceramic oscillator) , and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0 and X1 pins surrounded by ground plane because stable operation can be expected with such a layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

About Mode Pins (MD0 to MD2)

These pins should be connected directly to V_{CC} or V_{SS} pins.

To prevent the device erroneously switching to test mode due to noise, design the printed circuit board such that the distance between the mode pins and V_{CC} or V_{SS} pins is as short as possible and the connection impedance is low.

Operation at Start-up

Be sure to execute setting initialized reset (INIT) with $\overline{\text{INIT}}$ pin immediately after start-up.

Also, in order to provide the oscillation stabilization wait time for the oscillation circuit immediately after start-up, hold the "L" level input to the $\overline{\text{INIT}}$ pin for the required stabilization wait time (For INIT via the $\overline{\text{INIT}}$ pin, the oscillation stabilization wait time setting is initialized to the minimum value) .

Order of power turning ON/OFF

Use the following procedure for turning the power on or off.

Note that, even if the A/D converter is not used, keep the following pins connected with the level as described below.

$AV_{CC} = V_{CC}$ level

$AV_{SS} = V_{SS}$ level

- When Powering ON : $V_{CC} \rightarrow AV_{CC} \rightarrow AVRH$
- When Powering OFF : $AVRH \rightarrow AV_{CC} \rightarrow V_{CC}$

About Oscillation Input at Power On

When turning the power on, maintain clock input until the device is released from the oscillation stabilization wait state.

MB91265A Series

Caution for operation during PLL clock mode


On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu Microelectronics will not guarantee results of operations if such failure occurs.

External clock

When external clock is selected, the opposite phase clock to X0 pin must be supplied to X1 pin simultaneously.


If the STOP mode (oscillation stop mode) is used simultaneously, the X1 pin is stopped with the "H" output. So, when STOP mode is specified, approximately 1 k Ω of resistance should be added externally to avoid the collision of output.

The following figure shows using an external clock.




C pin

A bypass capacitor of approximately 0.1 μ F should be connected the C pin for built-in regulator.



ACC pin

A capacitor of approximately 0.1 μ F should be inserted between the ACC pin and the AV_{ss} pin as this product has built-in A/D converter.



Clock Control Block

Input the “L” signal to the $\overline{\text{INIT}}$ pin to assure the clock oscillation stabilization wait time.

Switch Shared Port Function

To switch between the use as a port and the use as a dedicated pin, use the port function register (PFR) .

Low Power Consumption Mode

To enter the standby mode, use the synchronous standby mode (set with the SYNC_S bit as bit 8 in the TBCR : timebase counter control register) and be sure to use the following sequence

```
(LDI    #value_of_standby, R0) : value_of_standby is write data to STCR.
(LDI    #_STCR, R12)          : _STCR is address (481H) of STCR.
STB     R0, @R12              : Writing to standby control register (STCR)
LDUB    @R12, R0              : STCR read for synchronous standby
LDUB    @R12, R0              : Dummy re-read of STCR
NOP                                           : NOP × 5 for arrangement of timing
NOP
NOP
NOP
NOP
```

In addition, please set I flag, ILM, and ICR to diverge to the interruption handler that is the return factor after the standby returns.

- Please do not do the following when the monitor debugger is used.
- Break point setting for above instruction lines
- Step execution for above instruction lines

Notes on the PS register

As the PS register is processed by some instructions in advance, exception handling below may cause the interrupt handling routine to break when the debugger is used or the display contents of flags in the PS register to be updated.


As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs operations before and after the EIT as specified in either case.

- The following operations may be performed when the instruction immediately followed by a DIVOU/DIVOS instruction is (a) acceptance of a user interrupt, (b) single-stepped, or (c) breaks in response to a data event or emulator menu :
 - 1) The D0 and D1 flags are updated in advance.
 - 2) An EIT handling routine (user interrupt or emulator) is executed.
 - 3) Upon returning from the EIT, the DIVOU/DIVOS instruction is executed, and the D0 and D1 flags are updated to the same values as in 1).
- The following operations are performed when the ORCCR/STILM/MOVRi and PS instructions are executed to allow the interrupt.
 - 1) The PS register is updated in advance.
 - 2) An EIT handling routine (user interrupt) is executed.
 - 3) Upon returning from the EIT, the above instructions are executed, and the PS register is updated to the same value as in 1).

Watchdog Timer

The watchdog timer built in this model monitors a program that it defers a reset within a certain period of time. The watchdog timer resets the CPU if the program runs out of controls, preventing the reset defer function from being executed. Once the function of the watchdog timer is enabled, therefore, the watchdog timer keeps on operating programs until it resets the CPU.

As an exception, the watchdog timer defers a reset automatically under the condition in which the CPU stops program execution.

For those conditions to which this exception applies, refer to “ NOTE ON DEBUGGER”.

■ NOTE ON DEBUGGER

- Step execution of RETI command

If an interrupt occurs frequently during step execution, the corresponding interrupt handling routine is executed repeatedly after step execution.

This will prevent the main routine and low-interrupt-level programs from being executed.

Do not execute step of RETI instruction for escape.

Disable the corresponding interrupt and execute debugger when the corresponding interrupt handling routine no longer needs debugging.

- Operand break

Do not apply a data event break to access to the area containing the address of a system stack pointer.

- Execution in an unused area of flash memory

Accidentally executing an instruction in an unused area of flash memory (with data placed at 0xFFFF) prevents breaks from being accepted.

To prevent this, the code event address mask function of the debugger should be used to cause a break when accessing an instruction in an unused area.

- Power-on debugging

All of the following three conditions must be satisfied when the power supply is turned off by power-on debugging.

(1) The time for the user power to fall from 0.9 V_{CC} to 0.5 V_{CC} is 25 μs or longer.

Note : In a dual-power system, V_{CC} indicates the external I/O power supply voltage.

(2) CPU operating frequency must be higher than 1 MHz.

(3) During execution of user program

- Interrupt handler for NMI request (tool)

Add the following program to the interrupt handler to prevent the device from malfunctioning in case the factor flag to be set only in response to a break request from the ICE is set, for example, by an adverse effect of noise to the DSU pin while the ICE is not connected. Enable to use the ICE while adding this program.

Additional location

Next interrupt handler

Interrupt source	: NMI request (tool)
Interrupt number	: #13 (decimal) , 0D (hexadecimal)
Offset	: 3C8 _H
Address TBR is default	: 000FFFC8 _H

Additional program


```

STM      (R0, R1)
LDI      #B00H, R0;    : B00H is the address of DSU break factor register.
LDI      #0, R1
STB      R1, @R0        : Clear the break factor register.
LDM      (R0, R1)
RETI

```

MB91265A Series

■ BLOCK DIAGRAM



■ MEMORY SPACE

1. Memory space

The FR family has 4 Gbytes of logical address space (2^{32} addresses) available to the CPU by linear access.

- Direct Addressing Areas


The following address space areas are used as I/O areas.

These areas are called direct addressing areas, in which the address of an operand can be specified directly during an instruction.

The size of directly addressable areas depends on the data size to be being accessed as follows.

- byte data access : 000_H to 0FF_H
- half word data access : 000_H to 1FF_H
- word data access : 000_H to 3FF_H

2. Memory Map



MB91265A Series

■ MODE SETTINGS

The FR family uses mode pins (MD2 to MD0) and a mode data to set the operation mode.

- Mode Pins

The MD2 to MD0 pins specify how the mode vector fetch and reset vector fetch is performed.

Setting is prohibited other than that shown in the following table.

Mode Pins			Mode name	Reset vector access area	Remarks
MD2	MD1	MD0			
0	0	0	Internal ROM mode vector	Internal	
0	0	1	External ROM mode vector	External	Not supported by this model.


- Mode data

Data written to the internal mode register (MODR) by a mode vector fetch is called mode data.

After an operation mode has been set in the mode register, the device operates in the operation mode.

The mode data is set by all reset source. User programs cannot set data to the mode register.

Details of mode data description



Bit31 to bit24 are all reserved bits.

Be sure to set this bit to “00000111”.

Operation is not guaranteed when any value other than “00000111” is set.

Note : Mode data set in the mode vector must be placed as byte data at 0x000FFFF8_H.

Use the highest byte from bit31 to bit24 for placement as the FR family uses the big endian for byte endian.

		bit	31	24	23	16	15	8	7	0
Incorrect	0x000FFFF8 _H		XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	Mode Data
Correct	0x000FFFF8 _H		Mode Data	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX
	0x000FFFFC _H		Reset Vector							

■ I/O MAP

[How to read the table]

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000000 _H	PDR0 [R/W] B XXXXXXXX	PDR1 [R/W] B XXXXXXXX	PDR2 [R/W] B XXXXXXXX	PDR3 [R/W] B XXXXXXXX	T-unit Port data register

Read/write attribute Access unit
(B : byte, H : half word, W : word)

Initial value of register after reset

Register name (column 1 of the register is at address 4n, column 2 is at address 4n + 1...)

Leftmost register address (For word-length access, column 1 of the register becomes the MSB of the data.)

Note : Initial values of register bits are represented as follows :

“ 1 ” : Initial Value “ 1 ”

“ 0 ” : Initial Value “ 0 ”

“ X ” : Initial Value “ undefined ”

“ - ” : No physical register at this location

Access is barred with an undefined data access attribute.

MB91265A Series

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000000 _H	PDR0 [R/W] B, H, W XXXXXXXXXX	PDR1 [R/W] B, H, W XXXXXXXXXX	PDR2 [R/W] B, H, W XXXXXXXXXX	PDR3 [R/W] B, H, W XXXXXXXXXX	Port data register
000004 _H	PDR4 [R/W] B, H, W -XXXXXXXXXX	PDR5 [R/W] B, H, W XXXXXXXXXX	—		
000008 _H , 00000C _H	—				
000010 _H	PDRG [R/W] B, H, W -----X-	—			
000014 _H to 00003C _H	—				Reserved
000040 _H	EIRR0 [R/W] B, H, W 00000000	ENIR0 [R/W] B, H, W 00000000	ELVR0 [R/W] B, H, W 00000000 00000000		External interrupt (INT0 to INT7)
000044 _H	DICR [R/W] B, H, W -----0	HRCL [R/W, R] B, H, W 0--11111	—		Delay interrupt/ Hold request
000048 _H	TMRLR0 [W] H, W XXXXXXXXXX XXXXXXXX		TMR0 [R] H, W XXXXXXXXXX XXXXXXXX		Reload timer 0
00004C _H	—		TMCSR0 [R/W, R] B, H, W ---00000 00000000		
000050 _H	TMRLR1 [W] H, W XXXXXXXXXX XXXXXXXX		TMR1 [R] H, W XXXXXXXXXX XXXXXXXX		Reload timer 1
000054 _H	—		TMCSR1 [R/W, R] B, H, W ---00000 00000000		
000058 _H	TMRLR2 [W] H, W XXXXXXXXXX XXXXXXXX		TMR2 [R] H, W XXXXXXXXXX XXXXXXXX		Reload timer 2
00005C _H	—		TMCSR2 [R/W, R] B, H, W ---00000 00000000		
000060 _H	SSR0 [R/W, R] B, H, W 00001000	SIDR0 [R]/SODR0[W] B, H, W XXXXXXXXXX	SCR0 [R/W] B, H, W 00000100	SMR0 [R/W, W] B, H, W 00--0-0-	UART0
000064 _H	UTIM0 [R] H / UTIMR0 [W] H 00000000 00000000		DRCL0 [W] B -----	UTIMC0 [R/W] B 0--00001	U-TIMER 0
000068 _H	SSR1 [R/W, R] B, H, W 00001000	SIDR1 [R]/SODR1[W] B, H, W XXXXXXXXXX	SCR1 [R/W] B, H, W 00000100	SMR1 [R/W] B, H, W 00--0-0-	UART1
00006C _H	UTIM1 [R] H / UTIMR1 [W] H 00000000 00000000		DRCL1 [W] B -----	UTIMC1 [R/W] B 0--00001	U-TIMER 1
000070 _H to 00007C _H	—				Reserved
000080 _H	ADCH1 [R/W] B, H, W XXXX0XX0	ADMD1 [R/W] B, H, W 00001111	ADCD11 [R] B, H, W XXXXXXXXXX	ADCD10 [R] B, H, W XXXXXXXXXX	A/D converter 1/ AICR1
000084 _H	ADCS1 [R/W, W] B, H, W 00000X00	—	AICR1 [R/W] B, H, W ----0000	—	

(Continued)

MB91265A Series

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000088 _H	ADCH2 [R/W] B, H, W XXXX0XX0	ADMD2 [R/W] B, H, W 00001111	ADCD21 [R] B, H, W XXXXXXXXXX	ADCD20 [R] B, H, W XXXXXXXXXX	A/D converter 2/ AICR2
00008C _H	ADCS2 [R/W, W] B, H, W 00000X00	—	AICR2 [R/W] B, H, W -0000000	—	
000090 _H	OCCPBH0, OCCPBL0[W] / OCCPH0, OCCPL0[R] H, W 00000000 00000000		OCCPBH1, OCCPBL1[W] / OCCPH1, OCCPL1 [R] H, W 00000000 00000000		16-bit output compare
000094 _H	OCCPBH2, OCCPBL2[W] / OCCPH2, OCCPL2 [R] H, W 00000000 00000000		OCCPBH3, OCCPBL3[W] / OCCPH3, OCCPL3 [R] H, W 00000000 00000000		
000098 _H	OCCPBH4, OCCPBL4[W] / OCCPH4, OCCPL4 [R] H, W 00000000 00000000		OCCPBH5, OCCPBL5[W] / OCCPH5, OCCPL5 [R] H, W 00000000 00000000		
00009C _H	OCSH1 [R/W] B, H, W X1100000	OCSL0 [R/W] B, H, W 00001100	OCSH3 [R/W] B, H, W X1100000	OCSL2 [R/W] B, H, W 00001100	
0000A0 _H	OCSH5 [R/W] B, H, W X1100000	OCSL4 [R/W] B, H, W 00001100	OCMOD [R/W] B, H, W XX000000	—	
0000A4 _H	CPCLRBH0, CPCLRBL0[W]/ CPCLRH0, CPCLRL0[R] H, W 11111111 11111111		TCDTH0, TCDTL0 [R/W] H, W 00000000 00000000		16-bit free-run timer 0
0000A8 _H	TCCSH0 [R/W] B, H, W 00000000	TCCSL0 [R/W] B, H, W 01000000	—	ADTRGC [R/W] B, H, W XXXX0000	
0000AC _H	IPCPH0, IPCPL0 [R] H, W XXXXXXXXXX XXXXXXXXXX		IPCPH1, IPCPL1 [R] H, W XXXXXXXXXX XXXXXXXXXX		16-bit input capture
0000B0 _H	IPCPH2, IPCPL2 [R] H, W XXXXXXXXXX XXXXXXXXXX		IPCPH3, IPCPL3 [R] H, W XXXXXXXXXX XXXXXXXXXX		
0000B4 _H	PICSH01 [W] B, H, W 00000000	PICSL01 [R/W] B, H, W 00000000	ICSH23 [R] B, H, W XXXXXX00	ICSL23 [R/W]B, H, W 00000000	
0000B8 _H	—				Reserved
0000BC _H	TMRRH0, TMRRL0 [R/W] H, W XXXXXXXXXX XXXXXXXXXX		TMRRH1, TMRRL1 [R/W] H, W XXXXXXXXXX XXXXXXXXXX		Waveform generator
0000C0 _H	TMRRH2, TMRRL2 [R/W] H, W XXXXXXXXXX XXXXXXXXXX		—		
0000C4 _H	DTCR0 [R/W] B, H, W 00000000	DTCR1 [R/W] B, H, W 00000000	DTCR2 [R/W] B, H, W 00000000	—	
0000C8 _H	—	SIGCR1 [R/W] B, H, W 00000000	—	SIGCR2 [R/W] B, H, W XXXXXXXXX1	
0000CC _H	—		ADCOMP1 [R/W] H, W 00000000 00000000		A/D COMP
0000D0 _H	ADCOMP2 [R/W] H, W 00000000 00000000		ADCOMP2 [R/W] B, H, W XX0000XX	ADCOMP1 [R/W] B, H, W XXXXX00X	
0000D4 _H to 0000DC _H	—				Reserved

(Continued)

MB91265A Series

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
0000E0 _H	PWCSR0 [R/W, R] B, H, W 00000000 00000000		PWCR0 [R] H, W 00000000 00000000		16-bit PWC timer
0000E4 _H	—				
0000E8 _H	—	PDIVR0 [R/W] B, H, W XXXXXX000	—		
0000EC _H to 0000FC _H	—				Reserved
000100 _H	PRLH0 [R/W] B, H, W XXXXXXXXXX	PRLL0 [R/W] B, H, W XXXXXXXXXX	PRLH1 [R/W] B, H, W XXXXXXXXXX	PRLL1 [R/W] B, H, W XXXXXXXXXX	8/16-bit PPG timer 0 to 7
000104 _H	PRLH2 [R/W] B, H, W XXXXXXXXXX	PRLL2 [R/W] B, H, W XXXXXXXXXX	PRLH3 [R/W] B, H, W XXXXXXXXXX	PRLL3 [R/W] B, H, W XXXXXXXXXX	
000108 _H	PPGC0 [R/W] B, H, W 00000000	PPGC1 [R/W] B, H, W 00000000	PPGC2 [R/W] B, H, W 00000000	PPGC3 [R/W] B, H, W 00000000	
00010C _H	PRLH4 [R/W] B, H, W XXXXXXXXXX	PRLL4 [R/W] B, H, W XXXXXXXXXX	PRLH5 [R/W] B, H, W XXXXXXXXXX	PRLL5 [R/W] B, H, W XXXXXXXXXX	
000110 _H	PRLH6 [R/W] B, H, W XXXXXXXXXX	PRLL6 [R/W] B, H, W XXXXXXXXXX	PRLH7 [R/W] B, H, W XXXXXXXXXX	PRLL7 [R/W] B, H, W XXXXXXXXXX	
000114 _H	PPGC4 [R/W] B, H, W 00000000	PPGC5 [R/W] B, H, W 00000000	PPGC6 [R/W] B, H, W 00000000	PPGC7 [R/W] B, H, W 00000000	
000118 _H to 00012C _H	—				Reserved
000130 _H	TRG [R/W] B, H, W ----- 00000000		—	GATEC [R/W] B, H, W XXXXXX00	8/16-bit PPG timer 0 to 7
000134 _H	REVC [R/W] B, H, W ----- 00000000		—		
000138 _H to 000140 _H	—				Reserved
000144 _H	TTCR0 [R/W] B, H, W 00000000	—		TSTPR0 [R] B, H, W 00000000	Timing generator
000148 _H	COMP0 [R/W] B, H, W 00000000	COMP2 [R/W] B, H, W 00000000	COMP4 [R/W] B, H, W 00000000	COMP6 [R/W] B, H, W 00000000	
00014C _H , 000150 _H	—				
000154 _H	CPCLRBH1, CPCLRBL1 [W] / CPCLRH1, CPCLRL1 [R] H, W 11111111 11111111		TCDTH1, TCDTL1 [R/W] H, W 00000000 00000000		16-bit free-run timer 1
000158 _H	TCCSH1 [R/W] B, H, W 00000000	TCCSL1 [R/W] B, H, W 01000000	—		

(Continued)

MB91265A Series

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00015C _H	CPCLRBH2, CPCLRBL2 [W] / CPCLRH2, CPCLRL2 [R] H, W 11111111 11111111		TCDTH2, TCDTL2 [R/W] H, W 00000000 00000000		16-bit free-run timer 2
000160 _H	TCCSH2 [R/W] B, H, W 00000000	TCCSL2 [R/W] B, H, W 01000000	—		
000164 _H	—				Reserved
000168 _H	—	FSR2 [R/W] B, H, W 00000000	FSR1 [R/W] B, H, W ----0000	FSR0 [R/W] B, H, W 00000000	FRT selector
00016C _H to 0001A4 _H	—				Reserved
0001A8 _H	CANPRE [R, R/W] B, H, W 00000000	—			C-CAN*1 prescaler
0001AC _H to 0001FC _H	—				Reserved
000200 _H	DMACA0 [R/W] B, H, W *2 00000000 0000XXXX XXXXXXXX XXXXXXXX				DMAC
000204 _H	DMACB0 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000208 _H	DMACA1 [R/W] B, H, W*2 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00020C _H	DMACB1 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000210 _H	DMACA2 [R/W] B, H, W *2 00000000 0000XXXX XXXXXXXX XXXXXXXX				
000214 _H	DMACB2 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000218 _H	DMACA3 [R/W] B, H, W *2 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00021C _H	DMACB3 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000220 _H	DMACA4 [R/W] B, H, W *2 00000000 0000XXXX XXXXXXXX XXXXXXXX				
000224 _H	DMACB4 [R/W] B, H, W 00000000 00000000 XXXXXXXX XXXXXXXX				
000228 _H to 00023C _H	—				Reserved
000240 _H	DMACR [R/W] B 0XX00000 XXXXXXXX XXXXXXXX XXXXXXXX				DMAC
000244 _H to 000398 _H	—				Reserved

(Continued)

MB91265A Series

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00039C _H	—				16-bit MAC
0003A0 _H	DSP-PC [R/W] XXXXXXXXXX	DSP-CSR [R/W, R, W] 00000000	DSP-LY [R/W] XXXXXXXXXX XXXXXXXXXX		
0003A4 _H	DSP-OT0 [R] XXXXXXXXXX XXXXXXXXXX		DSP-OT1 [R] XXXXXXXXXX XXXXXXXXXX		
0003A8 _H	DSP-OT2 [R] XXXXXXXXXX XXXXXXXXXX		DSP-OT3 [R] XXXXXXXXXX XXXXXXXXXX		
0003AC _H	—				
0003B0 _H	DSP-OT4 [R] XXXXXXXXXX XXXXXXXXXX		DSP-OT5 [R] XXXXXXXXXX XXXXXXXXXX		
0003B4 _H	DSP-OT6[R] XXXXXXXXXX XXXXXXXXXX		DSP-OT7 [R] XXXXXXXXXX XXXXXXXXXX		
0003B8 _H	—				
0003BC _H to 0003EC _H	—				Reserved
0003F0 _H	BSD0 [W] W XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				Bit search module
0003F4 _H	BSD1 [R/W] W XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
0003F8 _H	BSDC [W] W XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
0003FC _H	BSRR [R] XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX				
000400 _H	DDR0 [R/W] B, H, W 00000000	DDR1 [R/W] B, H, W 00000000	DDR2 [R/W] B, H, W 00000000	DDR3 [R/W] B, H, W 00000000	Data direction register
000404 _H	DDR4 [R/W] B, H, W -0000000	DDR5 [R/W] B, H, W 00000000	—		
000408 _H , 00040C _H	—				
000410 _H	DDRG [R/W] B, H, W -----0-	—			
000414 _H to 00041C _H	—				Reserved
000420 _H	PFR0 [R/W] B, H, W 00-----	PFR1 [R/W] B, H, W 0-0-00-0	—		Port function register
000424 _H to 00042C _H	—				
000430 _H	—			PTFR0 [R/W] B, H, W 00000000	

(Continued)

MB91265A Series

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000434 _H to 00043C _H	—				Reserved
000440 _H	ICR00 [R/W, R] B, H, W ----1111	ICR01 [R/W, R] B, H, W ----1111	ICR02 [R/W, R] B, H, W ----1111	ICR03 [R/W, R] B, H, W ----1111	Interrupt control unit
000444 _H	ICR04 [R/W, R] B, H, W ----1111	ICR05 [R/W, R] B, H, W ----1111	ICR06 [R/W, R] B, H, W ----1111	ICR07 [R/W, R] B, H, W ----1111	
000448 _H	ICR08 [R/W, R] B, H, W ----1111	ICR09 [R/W, R] B, H, W ----1111	ICR10 [R/W, R] B, H, W ----1111	ICR11 [R/W, R] B, H, W ----1111	
00044C _H	ICR12 [R/W, R] B, H, W ----1111	ICR13 [R/W, R] B, H, W ----1111	ICR14 [R/W, R] B, H, W ----1111	ICR15 [R/W, R] B, H, W ----1111	
000450 _H	ICR16 [R/W, R] B, H, W ----1111	ICR17 [R/W, R] B, H, W ----1111	ICR18 [R/W, R] B, H, W ----1111	ICR19 [R/W, R] B, H, W ----1111	
000454 _H	ICR20 [R/W, R] B, H, W ----1111	ICR21 [R/W, R] B, H, W ----1111	ICR22 [R/W, R] B, H, W ----1111	ICR23 [R/W, R] B, H, W ----1111	
000458 _H	ICR24 [R/W, R] B, H, W ----1111	ICR25 [R/W, R] B, H, W ----1111	ICR26 [R/W, R] B, H, W ----1111	ICR27 [R/W, R] B, H, W ----1111	
00045C _H	ICR28 [R/W, R] B, H, W ----1111	ICR29 [R/W, R] B, H, W ----1111	ICR30 [R/W, R] B, H, W ----1111	ICR31 [R/W, R] B, H, W ----1111	
000460 _H	ICR32 [R/W, R] B, H, W ----1111	ICR33 [R/W, R] B, H, W ----1111	ICR34 [R/W, R] B, H, W ----1111	ICR35 [R/W, R] B, H, W ----1111	
000464 _H	ICR36 [R/W, R] B, H, W ----1111	ICR37 [R/W, R] B, H, W ----1111	ICR38 [R/W, R] B, H, W ----1111	ICR39 [R/W, R] B, H, W ----1111	
000468 _H	ICR40 [R/W, R] B, H, W ----1111	ICR41 [R/W, R] B, H, W ----1111	ICR42 [R/W, R] B, H, W ----1111	ICR43 [R/W, R] B, H, W ----1111	
00046C _H	ICR44 [R/W, R] B, H, W ----1111	ICR45 [R/W, R] B, H, W ----1111	ICR46 [R/W, R] B, H, W ----1111	ICR47 [R/W, R] B, H, W ----1111	
000470 _H to 00047C _H	—				Reserved
000480 _H	RSRR [R/W] B, H, W 10000000	STCR [R/W] B, H, W 00110011	TBCR [R/W] B, H, W 00XXXX00	CTBR [W] B, H, W XXXXXXXXXX	Clock control
000484 _H	CLKR [R/W] B, H, W 00000000	WPR [W] B, H, W XXXXXXXXXX	DIVR0 [R/W] B, H, W 00000011	DIVR1 [R/W] B, H, W 00000000	
000488 _H to 000490 _H	—				
000494 _H to 0005FC _H	—				Reserved

(Continued)

MB91265A Series

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000600 _H	PCR0 [R/W] B, H, W 00000000	PCR1 [R/W] B, H, W 00000000	PCR2 [R/W] B, H, W 00000000	PCR3 [R/W] B, H, W 00-----	Pull-up Control Unit
000604 _H	PCR4 [R/W] B, H, W ----0000	—			
000608 _H , 00060C _H	—				
000610 _H	PCRG [R/W] B, H, W -----0-	—			
000614 _H to 000FFC _H	—				Reserved
001000 _H	DMASA0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMAC
001004 _H	DMADA0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001008 _H	DMASA1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00100C _H	DMADA1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001010 _H	DMASA2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001014 _H	DMADA2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001018 _H	DMASA3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00101C _H	DMADA3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001020 _H	DMASA4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001024 _H	DMADA4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
001028 _H to 006FFC _H	—				Reserved
007000 _H	FLCR [R/W] B 01101000	—			Flash
007004 _H	FLWC [R/W] B 00000011	—			
007008 _H to 007010 _H	—				
007014 _H to 00BFFC _H	—				Reserved

(Continued)

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00C000 _H to 00C07C _H	X-RAM (coefficient RAM) [R/W] 64 × 16-bit				16-bit MAC
00C080 _H to 00C0FC _H	Y-RAM (variable RAM) [R/W] 64 × 16-bit				
00C100 _H to 00C2FC _H	I-RAM (instruction RAM) [R/W] 256 × 16-bit				
00C300 _H to 00FFFC _H	—				Reserved
020000 _H	CTRLR0 [R, R/W] 00000000 00000001		STATR0 [R, R/W] 00000000 00000000		C-CAN*1
020004 _H	ERRCNT0 [R] 00000000 00000000		BTR0 [R, R/W] 00100011 00000001		
020008 _H	INTR0 [R] 00000000 00000000		TESTR0 [R, R/W] 00000000 X0000000		
02000C _H	BRPER0 [R, R/W] 00000000 00000000		—		
020010 _H	IF1CREQ0 [R, R/W] 00000000 00000000		IF1CMSK0 [R, R/W] 00000000 00000000		
020014 _H	IF1MSK20 [R, R/W] 11111111 11111111		IF1MSK10 [R/W] 11111111 11111111		
020018 _H	IF1ARB20 [R/W] 00000000 00000000		IF1ARB10 [R/W] 00000000 00000000		
02001C _H	IF1MCTR0 [R, R/W] 00000000 00000000		—		
020020 _H	IF1DTA10 [R/W] 00000000 00000000		IF1DTA20 [R/W] 00000000 00000000		
020024 _H	IF1DTB10 [R/W] 00000000 00000000		IF1DTB20 [R/W] 00000000 00000000		
020030 _H	Reserved (IF1 data mirror, little endian byte ordering)				
020040 _H	IF2CREQ0 [R, R/W] 00000000 00000000		IF2CMSK0 [R, R/W] 00000000 00000000		
020044 _H	IF2MSK20 [R, R/W] 11111111 11111111		IF2MSK10 [R/W] 11111111 11111111		
020048 _H	IF2ARB20 [R/W] 00000000 00000000		IF2ARB10 [R/W] 00000000 00000000		
02004C _H	IF2MCTR0 [R, R/W] 00000000 00000000		—		
020050 _H	IF2DTA10 [R/W] 00000000 00000000		IF2DTA20 [R/W] 00000000 00000000		

(Continued)

MB91265A Series

(Continued)

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
020054 _H	IF2DTB10 [R/W] 00000000 00000000		IF2DTB20 [R/W] 00000000 00000000		C-CAN*1
020060 _H	Reserved (IF2 data mirror, little endian byte ordering)				
020080 _H	TREQR20 [R] 00000000 00000000		TREQR10 [R] 00000000 00000000		
020084 _H	Reserved (>32..128 Message buffer)				
020090 _H	NEWDT20 [R] 00000000 00000000		NEWDT10 [R] 00000000 00000000		
020094 _H	Reserved (>32..128 Message buffer)				
0200A0 _H	INTPND20 [R] 00000000 00000000		INTPND10 [R] 00000000 00000000		
0200A4 _H	Reserved (>32..128 Message buffer)				
0200B0 _H	MESVAL20 [R] 00000000 00000000		MESVAL10 [R] 00000000 00000000		
0200B4 _H	Reserved (>32..128 Message buffer)				

*1 : C-CAN is loaded in MB91267NA/F267NA.

*2 : The lower 16 bits (DTC15 to DTC0) of DMACA0 to DMACA4 cannot be accessed in bytes.

Notes : • The initial value of FLWC (7004_H) is "00010011_B" on EVA tool. Writing "00000011_B" on the evaluation model has no effect on its operation.

- Do not execute Read Modify Write instructions on registers having a write-only bit.
- Data is undefined in reserved or (-) area.

■ INTERRUPT VECTOR

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address
	Decimal	Hexa-decimal			
Reset	0	00	—	3FC _H	000FFFFC _H
Mode vector	1	01	—	3F8 _H	000FFFF8 _H
System reserved	2	02	—	3F4 _H	000FFFF4 _H
System reserved	3	03	—	3F0 _H	000FFFF0 _H
System reserved	4	04	—	3EC _H	000FFFE _C
System reserved	5	05	—	3E8 _H	000FFFE8 _H
System reserved	6	06	—	3E4 _H	000FFFE4 _H
Coprocessor absent trap	7	07	—	3E0 _H	000FFFE0 _H
Coprocessor error trap	8	08	—	3DC _H	000FFFD _C
INTE instruction	9	09	—	3D8 _H	000FFFD8 _H
System reserved	10	0A	—	3D4 _H	000FFFD4 _H
System reserved	11	0B	—	3D0 _H	000FFFD0 _H
Step trace trap	12	0C	—	3CC _H	000FFF _{CC}
NMI request (tool)	13	0D	—	3C8 _H	000FFFC8 _H
Undefined instruction exception	14	0E	—	3C4 _H	000FFFC4 _H
NMI request	15	0F	15 (F _H) fixed	3C0 _H	000FFFC0 _H
External interrupt 0	16	10	ICR00	3BC _H	000FFFBC _H
External interrupt 1	17	11	ICR01	3B8 _H	000FFF _{B8}
External interrupt 2	18	12	ICR02	3B4 _H	000FFF _{B4}
External interrupt 3	19	13	ICR03	3B0 _H	000FFF _{B0}
External interrupt 4	20	14	ICR04	3AC _H	000FFF _{AC}
External interrupt 5	21	15	ICR05	3A8 _H	000FFF _{A8}
External interrupt 6/C-CAN wake up*	22	16	ICR06	3A4 _H	000FFF _{A4}
External interrupt 7	23	17	ICR07	3A0 _H	000FFF _{A0}
Reload timer 0	24	18	ICR08	39C _H	000FFF _{9C}
Reload timer 1	25	19	ICR09	398 _H	000FFF ₉₈
Reload timer 2	26	1A	ICR10	394 _H	000FFF ₉₄
UART0(Reception completed)	27	1B	ICR11	390 _H	000FFF ₉₀
UART0 (RX completed)	28	1C	ICR12	38C _H	000FFF _{8C}
DTTI	29	1D	ICR13	388 _H	000FFF ₈₈
DMAC0 (end, error)	30	1E	ICR14	384 _H	000FFF ₈₄
DMAC1 (end, error)	31	1F	ICR15	380 _H	000FFF ₈₀
DMAC2/DMAC3/DMAC4 (end, error)	32	20	ICR16	37C _H	000FFF _{7C}

(Continued)

MB91265A Series

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address
	Decimal	Hexa-decimal			
UART1(Reception completed)	33	21	ICR17	378 _H	000FFF78 _H
UART1 (RX completed)	34	22	ICR18	374 _H	000FFF74 _H
C-CAN0*	35	23	ICR19	370 _H	000FFF70 _H
System reserved	36	24	ICR20	36C _H	000FFF6C _H
16-bit MAC	37	25	ICR21	368 _H	000FFF68 _H
PPG0/PPG1	38	26	ICR22	364 _H	000FFF64 _H
PPG2/PPG3	39	27	ICR23	360 _H	000FFF60 _H
PPG4/PPG5/PPG6/PPG7	40	28	ICR24	35C _H	000FFF5C _H
System reserved	41	29	ICR25	358 _H	000FFF58 _H
Waveform0/1/2 (underflow)	42	2A	ICR26	354 _H	000FFF54 _H
Free-run timer 1 (compare clear)	43	2B	ICR27	350 _H	000FFF50 _H
Free-run timer 1 (zero detection)	44	2C	ICR28	34C _H	000FFF4C _H
Free-run timer 2 (compare clear)	45	2D	ICR29	348 _H	000FFF48 _H
Free-run timer 2 (zero detection)	46	2E	ICR30	344 _H	000FFF44 _H
Timebase timer overflow	47	2F	ICR31	340 _H	000FFF40 _H
Free-run timer 0 (compare clear)	48	30	ICR32	33C _H	000FFF3C _H
Free-run timer 0 (zero detection)	49	31	ICR33	338 _H	000FFF38 _H
System reserved	50	32	ICR34	334 _H	000FFF34 _H
A/D converter 1	51	33	ICR35	330 _H	000FFF30 _H
A/D converter 2	52	34	ICR36	32C _H	000FFF2C _H
PWC0 (measurement completed)	53	35	ICR37	328 _H	000FFF28 _H
System reserved	54	36	ICR38	324 _H	000FFF24 _H
PWC0 (overflow)	55	37	ICR39	320 _H	000FFF20 _H
System reserved	56	38	ICR40	31C _H	000FFF1C _H
ICU0 (capture)	57	39	ICR41	318 _H	000FFF18 _H
ICU1 (capture)	58	3A	ICR42	314 _H	000FFF14 _H
ICU2/3 (capture)	59	3B	ICR43	310 _H	000FFF10 _H
OCU0/1 (match)	60	3C	ICR44	30C _H	000FFF0C _H
OCU2/3 (match)	61	3D	ICR45	308 _H	000FFF08 _H
OCU4/5 (match)	62	3E	ICR46	304 _H	000FFF04 _H
Delay interrupt source bit	63	3F	ICR47	300 _H	000FFF00 _H
System reserved (Used by REALOS)	64	40	—	2FC _H	000FFEFC _H
System reserved (Used by REALOS)	65	41	—	2F8 _H	000FFE8 _H

(Continued)

(Continued)

Interrupt source	Interrupt number		Interrupt level	Offset	TBR default address
	Decimal	Hexa-decimal			
System reserved	66	42	—	2F4 _H	000FFE4 _H
System reserved	67	43	—	2F0 _H	000FFE0 _H
System reserved	68	44	—	2EC _H	000FEEC _H
System reserved	69	45	—	2E8 _H	000FEE8 _H
System reserved	70	46	—	2E4 _H	000FEE4 _H
System reserved	71	47	—	2E0 _H	000FEE0 _H
System reserved	72	48	—	2DC _H	000FFEDC _H
System reserved	73	49	—	2D8 _H	000FFED8 _H
System reserved	74	4A	—	2D4 _H	000FFED4 _H
System reserved	75	4B	—	2D0 _H	000FFED0 _H
System reserved	76	4C	—	2CC _H	000FFECC _H
System reserved	77	4D	—	2C8 _H	000FFEC8 _H
System reserved	78	4E	—	2C4 _H	000FFEC4 _H
System reserved	79	4F	—	2C0 _H	000FFEC0 _H
Used by INT instruction	80 to 255	50 to FF	—	2BC _H to 000 _H	000FFEC _H to 000FFC00 _H

* : C-CAN interrupt is only loaded in MB91267NA/F267NA.

MB91265A Series

■ PIN STATUS IN EACH CPU STATE

Terms used as the status of pins mean as follows.

- Input enabled
Indicates that the input function can be used.
- Input 0 fixed
Indicates that the input level has been internally fixed to be 0 to prevent leakage when the input is released.
- Output Hi-Z
- Output is maintained.
Indicates the output in the output state existing immediately before this mode is established.
If the device enters this mode with an internal output peripheral operating or while serving as an output port, the output is performed by the internal peripheral or the port output is maintained, respectively.
- State existing immediately before is maintained.
When the device serves for output or input immediately before entering this mode, the device maintains the output or is ready for the input, respectively.

- List of pin status (single chip mode)

Pin no.	Pin name	Function	At initializing		At sleep mode	At Stop mode	
			$\overline{\text{INIT}} = \text{L}^{*1}$	$\overline{\text{INIT}} = \text{H}^{*2}$		Hi-Z = 0	Hi-Z = 1
3 to 10	P50 to P57	AN0 to AN7	Output Hi-Z/ Input disabled	Output Hi-Z/ Input enabled	Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed
11 to 13	P44 to P46	AN8 to AN10					
14	$\overline{\text{NMI}}$	$\overline{\text{NMI}}$	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
18	P00	PPG1/INT4	Output Hi-Z/ Input disabled	Output Hi-Z/ Input enabled	Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed
19	P01	PPG2			Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed
20	P02	PPG3/INT5			Input enabled	Input enabled	Input enabled
21 to 23	P03 to P05	TIN0 to TIN2			Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed
24, 25	P06, P07	TOT1, TOT2					
26	P10	SOT0					
27	P11	SIN0					
28	P12	SCK0					
29	P13	SOT1					
30	P14	SIN1					
31	P15	SCK1					
32	P16	PPG5/INT6/ RX0*3			Input enabled	Input enabled	Input enabled

(Continued)

(Continued)

Pin no.	Pin name	Function	At initializing		At sleep mode	At Stop mode	
			$\overline{\text{INIT}} = \text{L}^{*1}$	$\overline{\text{INIT}} = \text{H}^{*2}$		Hi-Z = 0	Hi-Z = 1
33	P17	PPG6/TX0 ^{*3}	Output Hi-Z/ Input disabled	Output Hi-Z/ Input enabled	Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed
34	P20	ADTG1/IC2					
35	P21	ADTG2/IC3					
36	P22	PWIO					
37	P23	DTTI					
38	P24	CKI					
39	P25	IC0					
40	P26	IC1					
41	P27	General port					
42	PG1	PPG0					
49	P37	PPG4					
50	P36	PPG7/INT7	Output Hi-Z/ Input disabled	Output Hi-Z/ Input enabled	Input enabled	Input enabled	Input enabled
52 to 57	P35 to P30	RTO5 to RTO0			Retention of the immediately prior state	Retention of the immediately prior state	Output Hi-Z/ Input 0 fixed
58 to 61	P40 to P43	INT0 to INT3			Input enabled	Input enabled	Input enabled

*1 : $\overline{\text{INIT}} = \text{L}$: Indicates the pin status with $\overline{\text{INIT}}$ remaining at the "L" level.

*2 : $\overline{\text{INIT}} = \text{H}$: Indicates the pin status existing immediately after $\overline{\text{INIT}}$ transition from "L" to "H" level.

*3 : C-CAN terminal is loaded in MB91267NA/F267NA.

MB91265A Series

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1	V_{CC}	$V_{SS} - 0.5$	$V_{SS} + 6.0$	V	
Analog power supply voltage*1	AV_{CC}	$V_{SS} - 0.5$	$V_{SS} + 6.0$	V	*2
Analog reference voltage*1	$AVRH_n^{*6}$	$V_{SS} - 0.5$	$V_{SS} + 6.0$	V	*2
Input voltage*1	V_I	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	
Analog pin input voltage*1	V_{IA}	$V_{SS} - 0.3$	$AV_{CC} + 0.3$	V	
Output voltage*1	V_O	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	
"L" level maximum output current	I_{OL}	—	10	mA	*3
"L" level average output current	I_{OLAV}	—	8	mA	*4
"L" level total maximum output current	ΣI_{OL}	—	60	mA	
"L" level total average output current	ΣI_{OLAV}	—	30	mA	*5
"H" level maximum output current	I_{OH}	—	- 10	mA	*3
"H" level average output current	I_{OHAV}	—	- 4	mA	*4
"H" level total maximum output current	ΣI_{OH}	—	- 30	mA	
"H" level total average output current	ΣI_{OHAV}	—	- 12	mA	*5
Power consumption	P_D	—	600	mW	
Operating temperature	T_a	- 40	+ 105	°C	At single chip operating
Storage temperature	T_{stg}	- 55	+ 125	°C	

*1 : The parameter is based on $V_{SS} = AV_{SS} = 0$ V.

*2 : Be careful not to exceed $V_{CC} + 0.3$ V, for example, when the power is turned on.
Be careful not to let AV_{CC} exceed V_{CC} , for example, when the power is turned on.

*3 : The maximum output current is the peak value for a single pin.

*4 : The average output current is the average current for a single pin over a period of 100 ms.

*5 : The total average output current is the average current for all pins over a period of 100 ms.

*6 : $AVRH_n = AVRH_1, AVRH_2$

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(V_{SS} = AV_{SS} = 0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V _{CC}	4.0	5.5	V	At normal operating
Analog power supply voltage	AV _{CC}	V _{SS} + 4.0	V _{SS} + 5.5	V	
Analog reference voltage	AVRH1	AV _{SS}	AV _{CC}	V	For A/D converter 1
	AVRH2	AV _{SS}	AV _{CC}	V	For A/D converter 2
Operating temperature	T _a	− 40	+ 105	°C	At single chip operating

Note : Upon power up, it takes approx. 100 μs for stabilization of internal power supply after the V_{CC} power supply is stabilized. Keep applying "L" to $\overline{\text{INIT}}$ pin signal during that period.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

MB91265A Series

3. DC Characteristics

($V_{CC} = 4.0\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	V_{IHS}	Hysteresis input pin	—	$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$	V	
"L" level input voltage	V_{ILS}	Hysteresis input pin	—	$V_{SS} - 0.3$	—	$V_{SS} \times 0.2$	V	
"H" level output voltage	V_{OH}	Other than P30 to P35	$V_{CC} = 5.0\text{ V}$, $I_{OH} = 4.0\text{ mA}$	$V_{CC} - 0.5$	—	—	V	
	V_{OH2}	P30 to P35	$V_{CC} = 5.0\text{ V}$, $I_{OH} = 8.0\text{ mA}$	$V_{CC} - 0.7$	—	—	V	
"L" level output voltage	V_{OL}	Other than P30 to P35	$V_{CC} = 5.0\text{ V}$, $I_{OL} = 4.0\text{ mA}$	—	—	0.4	V	
	V_{OL2}	P30 to P35	$V_{CC} = 5.0\text{ V}$, $I_{OL} = 12\text{ mA}$	—	—	0.6	V	
Input leak current	I_{LI}	—	$V_{CC} = 5.0\text{ V}$, $V_{SS} < V_i < V_{CC}$	- 5	—	+ 5	μA	
Pull-up resistance	R_{PULL}	INIT, Pull-up pin	—	—	50	—	k Ω	
Power supply current	I_{CC}	V_{CC}	$V_{CC} = 5.0\text{ V}$, 33 MHz	—	90	100	mA	
	I_{CCS}	V_{CC}	$V_{CC} = 5.0\text{ V}$, 33 MHz	—	60	80	mA	At SLEEP
	I_{CCH}	V_{CC}	$V_{CC} = 5.0\text{ V}$, $T_a = +25\text{ }^\circ\text{C}$	—	300	—	μA	At STOP
Input capacitance	C_{IN}	Other than V_{CC} , V_{SS} , AV_{CC} , AV_{SS} , AVRH1, AVRH2	—	—	5	15	pF	

4. Flash Memory Write/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time (4 Kbytes sector)	$T_a = +25\text{ }^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$	—	0.2	0.5	s	Not including time for internal writing before deletion.
Byte write time	$T_a = +25\text{ }^\circ\text{C}$, $V_{CC} = 5.0\text{ V}$	—	32	3600	μs	Not including system-level overhead time.
Erase/write cycle	—	10000	—	—	cycle	
Flash memory data retention time	Average $T_a = +85\text{ }^\circ\text{C}$	20	—	—	year	*

* : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C) .

5. AC Characteristics

(1) Clock Timing Ratings

($V_{CC} = 4.0\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Clock frequency	f _c	X0 X1	—	3.6*2	—	12	MHz	For using the PLL within the self-oscillation enabled range, set the multiplier for the internal clock not to let the operating frequency exceed 33 MHz.
Clock cycle time	t _c	X0 X1		83.3	—	278*2	ns	
Input clock pulse width	P _{WH} P _{WL}	X0	—	100	—	—	ns	The standard of the duty ratio is 40 % to 60 %.
Input clock rising, falling time	t _{CF} t _{CR}	X0	—	—	—	5	ns	At external clock
Internal operating clock frequency	f _{CP}	—	When 4.125 MHz is input as the X0 clock frequency and ×8 multiplication is set for the PLL of the oscillator circuit.	2.06*1	—	33	MHz	CPU
	f _{CPP}			2.06*1	—	33	MHz	Peripheral
Internal operating clock cycle time	t _{CP}	—		30.3	—	485*1	ns	CPU
	t _{CPP}			30.3	—	485*1	ns	Peripheral


*1 : The values assume a gear cycle of 1/16.

*2 : When the PLL is used, the lower-limit frequency of the input clock to the X0 and X1 pins determines depending on the PLL multiplication.

At × 1 multiplication : more than 8 MHz


At × 2 to × 8 multiplication : more than 4 MHz

• Conditions for measuring the clock timing ratings




MB91265A Series

• Operation Assurance Range



• Internal clock setting range




(2) Reset Input Ratings

(V_{CC} = 4.0 V to 5.5 V, V_{SS} = AV_{SS} = 0 V)

Parameter	Sym- bol	Pin Name	Condi- tions	Value		Unit	Remarks
				Min	Max		
$\overline{\text{INIT}}$ input time (at power-on and STOP mode)	t _{INTL}	$\overline{\text{INIT}}$	—	Oscillation time of oscillator + t _c × 10	—	ns	*
$\overline{\text{INIT}}$ input time (other than the above)				t _c × 10	—	ns	

* : After the power is stable, L level is kept inputting to $\overline{\text{INIT}}$ pin for the duration of approximately 100 μs until the internal power is stabilized.



MB91265A Series


(3) UART Timing

(V_{CC} = 4.0 V to 5.5 V, V_{SS} = AV_{SS} = 0 V)


Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t _{SCYC}	SCK0, SCK1	Internal shift clock mode	8 t _{CYCP}	—	ns
SCK ↓ → SOT delay time	t _{SLOV}	SCK0, SCK1, SOT0, SOT1		− 80	+ 80	ns
Valid SIN → SCK ↑	t _{IVSH}	SCK0, SCK1, SIN0, SIN1		100	—	ns
SCK ↑ → valid SIN hold time	t _{SHIX}	SCK0, SCK1, SIN0, SIN1		60	—	ns
Serial clock “H” pulse width	t _{SHSL}	SCK0, SCK1	External shift clock mode	4 t _{CYCP}	—	ns
Serial clock “L” pulse width	t _{SLSH}	SCK0, SCK1		4 t _{CYCP}	—	ns
SCK ↓ → SOT delay time	t _{SLOV}	SCK0, SCK1, SOT0, SOT1		—	150	ns
Valid SIN → SCK ↑	t _{IVSH}	SCK0, SCK1, SIN0, SIN1		60	—	ns
SCK ↑ → valid SIN hold time	t _{SHIX}	SCK0, SCK1, SIN0, SIN1		60	—	ns

Notes : • The above ratings are the values for clock synchronous mode.
 • t_{CYCP} indicates the peripheral clock cycle time.

- Internal shift clock mode



- External shift clock mode




MB91265A Series

(4) Free-run Timer Clock, PWC Input, and Reload Timer Trigger Timing

($V_{CC} = 4.0\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Input pulse width	t_{TIWH} t_{TIWL}	CKI, PWI0, TIN0 to TIN2	—	$4\ t_{CYCP}$	—	ns

Note : t_{CYCP} indicates the peripheral clock cycle time.




(5) Trigger Input Timing

($V_{CC} = 4.0\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	
Input capture trigger input	t_{IC}	IC0 to IC3	—	$5\ t_{CYCP}$	—	ns
A/D Converter activation trigger input	t_{ADTG}	ADTG1, ADTG2	—	$5\ t_{CYCP}$	—	ns

Note : t_{CYCP} indicates the peripheral clock cycle time.



6. Electrical Characteristics for the A/D Converter

($V_{CC} = AV_{CC} = 5.0\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error*1	—	—	− 4	—	+ 4	LSB	At $AVRHn^{*4} = 5.0\text{ V}$
Linearity error*1	—	—	− 3.5	—	+ 3.5	LSB	
Differential linearity error*1	—	—	− 3	—	+ 3	LSB	
Zero transition voltage*1	V_{OT}	AN0 to AN10	$AV_{SS} - 3.5\text{LSB}$	$AV_{SS} + 0.5\text{LSB}$	$AV_{SS} + 4.5\text{LSB}$	V	
Full transition voltage*1	V_{FST}	AN0 to AN10	$AVRH - 5.5\text{LSB}$	$AVRH - 1.5\text{LSB}$	$AVRH + 2.5\text{LSB}$	V	
Conversion time	—	—	1.2*2	—	—	μs	
Analog port Input current	I_{AIN}	AN0 to AN10	—	—	10	μA	
Analog input voltage	V_{AIN}	AN0 to AN10	AV_{SS}	—	$AVRH$	V	
Reference voltage	—	$AVRHn^{*4}$	AV_{SS}	—	AV_{CC}	V	
Analog power supply current (analog + digital)	I_A	AV_{CC}	—	2	—	mA	Per 1 unit
	I_{AH}^{*3}		—	—	100	μA	Per 1 unit
Reference power supply current (between $AVRH$ and AV_{SS})	I_R	$AVRHn^{*4}$	—	1	—	mA	Per 1 unit $AVRHn^{*4} = 5.0\text{ V}$, at $AV_{SS} = 0\text{ V}$
	I_{RH}^{*3}		—	—	100	μA	Per 1 unit at STOP
Analog input capacitance	—	—	—	10	—	pF	
Inter-channel disparity	—	AN0 to AN10	—	—	4	LSB	

*1 : Measured in the CPU sleep state

*2 : $V_{CC} = AV_{CC} = 5.0\text{ V}$, machine clock at 33 MHz

*3 : The current when the CPU is in stop mode and the A/D converter is not operating (at $V_{CC} = AV_{CC} = AVRHn = 5.0\text{ V}$)


*4 : $AVRHn = AVRH1, AVRH2$

Note : The above does not guarantee the inter-unit accuracy.
Set the output impedance of the external circuit $\leq 2\text{ k}\Omega$.

MB91265A Series

Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Linearity error : Zero transition point (00 0000 0000 \longleftrightarrow 00 0000 0001) and full-scale transition point. Difference between the line connected (11 1111 1110 \longleftrightarrow 11 1111 1111) and actual conversion characteristics.
- Differential linearity error : Deviation of input voltage, that is required for changing output code by 1 LSB, from an ideal value.
- Total error : This error indicates the difference between actual and ideal values, including the zero transition error/full-scale transition error/linearity error..



$$1\text{LSB}' \text{ (Ideal value)} = \frac{\text{AVRH} - \text{AVss}}{1024} [\text{V}] \quad \text{Total error of digital output N} = \frac{V_{NT} - \{1\text{LSB}' \times (N - 1) + 0.5\text{LSB}'\}}{1\text{LSB}'}$$

N : A/D converter digital output value



V_{NT} : A voltage at which digital output transits from $(N + 1)_H$ to N_H .

V_{OT}' (Ideal value) = $\text{AVss} + 0.5\text{LSB}'$ [V]

V_{FST}' (Ideal value) = $\text{AVRH} - 1.5\text{LSB}'$ [V]

(Continued)

(Continued)



$$\text{Linearity error in digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} [\text{LSB}]$$

$$\text{Differential linearity error in digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 [\text{LSB}]$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} [\text{V}]$$



N : A/D converter digital output value

V_{OT} : A voltage at which digital output transits from 000_H to 001_H.


V_{FST} : A voltage at which digital output transits from 3FE_H to 3FF_H.

MB91265A Series


■ EXAMPLE CHARACTERISTICS




Pull-up Resistor vs. Power Supply Voltage




Power Supply Current (at stop) vs. Power Supply Voltage



A/D Conversion Block Per 1 Unit (33 MHz)
Analog Power Supply Current vs. Power Supply Voltage



A/D Conversion Block Per 1 Unit (33 MHz)
Reference Power Supply Current vs. Power Supply Voltage




MB91265A Series


■ ORDERING INFORMATION

Part number	Package	Remarks
MB91267APMC	64-pin plastic LQFP (FPT-64P-M23)	
MB91267NAPMC		Package loaded C-CAN
MB91F267APMC		
MB91F267NAPMC		Package loaded C-CAN
MB91V265ACR-ES	401-pin ceramic PGA (PGA-401C-A02)	

MB91265A Series

■ PACKAGE DIMENSION

 <p>64-pin plastic LQFP</p> <p>(FPT-64P-M23)</p>	Lead pitch	0.65 mm
	Package width × package length	12.0 × 12.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Code (Reference)	P-LFQFP64-12×12-0.65



Please confirm the latest Package dimension by following URL.
<http://edevic.fujitsu.com/package/en-search/>

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
—	—	Deleted the MB91266A (MASK ROM Product) Added the MB91267A and MB91267NA (MASK ROM Product)

MEMO

MEMO

FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387
<http://jp.fujitsu.com/fml/en/>

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.
1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
<http://www.fma.fujitsu.com/>

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH
Pittlerstrasse 47, 63225 Langen,
Germany
Tel: +49-6103-690-0 Fax: +49-6103-690-122
<http://emea.fujitsu.com/microelectronics/>

Korea

FUJITSU MICROELECTRONICS KOREA LTD.
206 KOSMO TOWER, 1002 Daechi-Dong,
Kangnam-Gu, Seoul 135-280
Korea
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111
<http://www.fmk.fujitsu.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD.
151 Lorong Chuan, #05-08 New Tech Park,
Singapore 556741
Tel: +65-6281-0770 Fax: +65-6281-0220
<http://www.fujitsu.com/sg/services/micro/semiconductor/>

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.
Rm.3102, Bund Center, No.222 Yan An Road(E),
Shanghai 200002, China
Tel: +86-21-6335-1560 Fax: +86-21-6335-1605
<http://cn.fujitsu.com/fmc/>

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.
10/F., World Commerce Centre, 11 Canton Road
Tsimshatsui, Kowloon
Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
<http://cn.fujitsu.com/fmc/tw>

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.