
- Highest Performance Floating-Point Digital Signal Processor (DSP) TMS320C6701
  - 6.7-, 6-ns Instruction Cycle Time
  - 150-, 167-MHz Clock Rate
  - Eight 32-Bit Instructions/Cycle
  - 1 GFLOPS
  - Pin-Compatible With 'C6201 Fixed-Point DSP
- VelociTI™ Advanced Very Long Instruction Word (VLIW) 'C67x CPU Core
  - Eight Highly Independent Functional Units:
    - Four ALUs (Floating- and Fixed-Point)
    - Two ALUs (Fixed-Point)
    - Two Multipliers (Floating- and Fixed-Point)
  - Load-Store Architecture With 32 32-Bit General-Purpose Registers
  - Instruction Packing Reduces Code Size
  - All Instructions Conditional
- Instruction Set Features
  - Hardware Support for IEEE
     Single-Precision Instructions
  - Hardware Support for IEEE
     Double-Precision Instructions
  - Byte-Addressable (8-, 16-, 32-Bit Data)
  - 32-Bit Address Range
  - 8-Bit Overflow Protection
  - Saturation
  - Bit-Field Extract, Set, Clear
  - Bit-Counting
  - Normalization
- 1M-Bit On-Chip SRAM
  - 512K-Bit Internal Program/Cache (16K 32-Bit Instructions)
  - 512K-Bit Dual-Access Internal Data (64K Bytes)
- 32-Bit External Memory Interface (EMIF)
  - Glueless Interface to Synchronous Memories: SDRAM and SBSRAM
  - Glueless Interface to Asynchronous Memories: SRAM and EPROM
- Four-Channel Bootloading Direct-Memory-Access (DMA) Controller With an Auxiliary Channel

# GJC (352-PIN BGA) PACKAGE (BOTTOM VIEW)



- 16-Bit Host-Port Interface (HPI)
  - Access to Entire Memory Map
- Two Multichannel Buffered Serial Ports (McBSPs)
  - Direct Interface to T1/E1, MVIP, SCSA Framers
  - ST-Bus-Switching Compatible
  - Up to 256 Channels Each
  - AC97-Compatible
  - Serial-Peripheral-Interface (SPI)
     Compatible (Motorola™)
- Two 32-Bit General-Purpose Timers
- Flexible Phase-Locked-Loop (PLL) Clock Generator
- IEEE-1149.1 (JTAG<sup>†</sup>) Boundary-Scan-Compatible
- 352-Pin Ball Grid Array (BGA) Package (GJC Suffix)
- 0.18-μm/5-Level Metal Process
   CMOS Technology
- 3.3-V I/Os. 1.8-V Internal



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

VelociTI is a trademark of Texas Instruments Incorporated.

Motorola is a trademark of Motorola, Inc.

† IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.



#### description

The TMS320C67x DSPs are the floating-point DSP family in the TMS320C6000 platform. The TMS320C6701 ('C6701) device is based on the high-performance, advanced VelociTI very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI™), making this DSP an excellent choice for multichannel and multifunction applications. With performance of up to 1 giga floating-point operations per second (GFLOPS) at a clock rate of 167 MHz, the 'C6701 offers cost-effective solutions to high-performance DSP programming challenges. The 'C6701 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide four floating-/fixed-point ALUs, two fixed-point ALUs, and two floating-/fixed-point multipliers. The 'C6701 can produce two multiply-accumulates (MACs) per cycle for a total of 334 million MACs per second (MMACS). The 'C6701 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The 'C6701 includes a large bank of on-chip memory and has a powerful and diverse set of peripherals. Program memory consists of a 64K-byte block that is user-configurable as cache or memory-mapped program space. Data memory consists of two 32K-byte blocks of RAM. The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM or SBSRAM and asynchronous peripherals.

The 'C6701 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

#### device characteristics

Table 1 provides an overview of the 'C6701 DSP. The table shows significant features of each device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count.


Table 1. Characteristics of the 'C6701 Processors

CHARACTERISTICS	DESCRIPTION		
Device Number	TMS320C6701		
On-Chip Memory  512-Kbit Program Memory 512-Kbit Data Memory (organized as 2 blocks)			
Peripherals  2 Mutichannel Buffered Serial Ports (McBSP) 2 General-Purpose Timers Host-Port Interface (HPI) External Memory Interface (EMIF)			
Cycle Time	6 ns (TMS320C6701-167), 6.7 ns (TMS320C6701-150)		
Package Type	35 mm × 35 mm, 352-Pin BGA (GJC)		
Nominal Voltage	1.8 V Core 3.3 V I/O		

TI is a trademark of Texas Instruments Incorporated. Windows is a registered trademark of the Microsoft Corporation.



# functional block diagram



#### **CPU** description

The CPU fetches VelociTI advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the 'C67x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files contain 16 32-bit registers each for the total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU (see Figure 1 and Figure 2). The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all registers on the other side, by which the two sets of functional units can access data from the register files on opposite sides. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.


The 'C67x CPU executes all 'C62x instructions. In addition to 'C62x fixed-point instructions, the six out of eight functional units (.L1, .M1, .D1, .D2, .M2, and .L2) also execute floating-point instructions. The remaining two functional units (.S1 and .S2) also execute the new LDDW instruction which loads 64 bits per CPU side for a total of 128 bits per cycle.

Another key feature of the 'C67x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The 'C67x CPU supports a variety of indirect-addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the fetch-packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.




# **CPU description (continued)**



<sup>&</sup>lt;sup>†</sup> These functional units execute floating-point instructions.

Figure 1. CPU Block Diagram

# **CPU** description (continued)



<sup>†</sup> These functional units execute floating-point instructions.

Figure 2. TMS320C67x CPU Data Paths



# signal groups description




Figure 3. CPU and Peripheral Signals



# signal groups description (continued)




Figure 4. Peripheral Signals



### **Signal Descriptions**

SIGNAL						
NAME	NO.	TYPET	DESCRIPTION			
	CLOCK/PLL					
CLKIN	C10	I	Clock Input			
CLKOUT1	AF22	0	Clock output at full device speed			
CLKOUT2	AF20	0	Clock output at half of device speed			
CLKMODE1	C6		Clock mode select			
CLKMODE0	C5	1	Selects whether the output clock frequency = input clock frequency x4 or x1			
PLLFREQ3	A9					
PLLFREQ2	D11	ı	PLL frequency range (3, 2, and 1)  • The target range for CLKOUT1 frequency is determined by the 3-bit value of the PLLFREQ pins.			
PLLFREQ1	B10		The target range for OEROOTT requality to determined by the o bit value of the file in Ear NEW pine.			
PLLV <sup>‡</sup>	D12	Α§	PLL analog V <sub>CC</sub> connection for the low-pass filter			
PLLG <sup>‡</sup>	C12	Α§	PLL analog GND connection for the low-pass filter			
PLLF	A11	Α§	PLL low-pass filter connection to external components and a bypass capacitor			
			JTAG EMULATION			
TMS	L3	I	JTAG test-port mode select (features an internal pullup)			
TDO	W2	O/Z	JTAG test-port data out			
TDI	R4	I	JTAG test-port data in (features an internal pullup)			
TCK	R3	I	JTAG test-port clock			
TRST	T1	I	JTAG test-port reset (features an internal pulldown)			
EMU1	Y1	I/O/Z	Emulation pin 1, pullup with a dedicated 20-kΩ resistor¶			
EMU0	W3	I/O/Z	Emulation pin 0, pullup with a dedicated 20-kΩ resistor¶			
			CONTROL			
RESET	K2	I	Device reset			
NMI	L2	I	Nonmaskable interrupt  • Edge-driven (rising edge)			
EXT_INT7	U3					
EXT_INT6	V2	] .	External interrupts			
EXT_INT5	W1	1	Edge-driven (rising edge)			
EXT_INT4	U4					
IACK	Y2	0	Interrupt acknowledge for all active interrupts serviced by the CPU			
INUM3	AA1					
INUM2	W4	0	Active interrupt identification number			
INUM1	AA2		Valid during IACK for all active interrupts (not just external)     Encoding order follows the interrupt-service fetch-packet ordering			
INUM0	AB1		. , , , ,			
LENDIAN	H3	I	If high, LENDIAN selects little-endian byte/half-word addressing order within a word If low, LENDIAN selects big-endian addressing			
PD	D3	0	Power-down mode 3 (active if high)			

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



<sup>‡</sup> PLLV and PLLG are not part of external voltage supply or ground. See the CLOCK/PLL documentation for information on how to connect these pins. § A = Analog Signal (PLL Filter)

 $<sup>\</sup>P$  For emulation and normal operation, pull up EMU1 and EMU0 with a dedicated 20-k $\Omega$  resistor. For boundary scan, pull down EMU1 and EMU0 with a dedicated 20-k $\Omega$  resistor.

SIGNAL					
NAME	NO.	TYPET	DESCRIPTION		
	HOST-PORT INTERFACE (HPI)				
HINT	H26	0	Host interrupt (from DSP to host)		
HCNTL1	F23	ı	Host control – selects between control, address, or data registers		
HCNTL0	D25	ı	Host control – selects between control, address, or data registers		
HHWIL	C26	ı	Host half-word select – first or second half-word (not necessarily high or low order)		
HBE1	E23	ı	Host byte select within word or half-word		
HBE0	D24	ı	Host byte select within word or half-word		
HR/W	C23	ı	Host read or write select		
HD15	B13				
HD14	B14				
HD13	C14				
HD12	B15				
HD11	D15				
HD10	B16		Host-port data (used for transfer of data, address, and control)		
HD9	A17				
HD8	B17	.,			
HD7	D16	I/O/Z			
HD6	B18				
HD5	A19				
HD4	C18				
HD3	B19				
HD2	C19				
HD1	B20				
HD0	B21				
HAS	C22	I	Host address strobe		
HCS	B23	I	Host chip select		
HDS1	D22	I	Host data strobe 1		
HDS2	A24	I	Host data strobe 2		
HRDY	J24	0	Host ready (from DSP to host)		
			BOOT MODE		
BOOTMODE4	D8				
BOOTMODE3	B4				
BOOTMODE2	А3	ı	Boot mode		
BOOTMODE1	D5				
BOOTMODE0	C4				

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNA	\L		
NAME	NO.	TYPET	DESCRIPTION
		E	MIF – CONTROL SIGNALS COMMON TO ALL TYPES OF MEMORY
CE3	AE22	O/Z	
CE2	AD26	O/Z	Memory space enables
CE1	AB24	O/Z	Enabled by bits 24 and 25 of the word address
CE0	AC26	O/Z	Only one asserted during any external data access
BE3	AB25	O/Z	Byte-enable control
BE2	AA24	O/Z	Decoded from the two lowest bits of the internal address
BE1	Y23	O/Z	Byte-write enables for most types of memory
BE0	AA26	O/Z	Can be directly connected to SDRAM read and write mask signal (SDQM)
			EMIF – ADDRESS
EA21	J26		
EA20	K25		
EA19	L24		
EA18	K26		
EA17	M26		
EA16	M25		
EA15	P25		
EA14	P24		
EA13	R25		
EA12	T26	0/7	Esternal address (ward address)
EA11	R23	O/Z	External address (word address)
EA10	U26		
EA9	U25		
EA8	T23		
EA7	V26		
EA6	V25		
EA5	W26		
EA4	V24		
EA3	W25		
EA2	Y26		

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

SIGNA	SIGNAL		
NAME	NO.	TYPET	DESCRIPTION
			EMIF – DATA
ED31	AB2		
ED30	AC1		
ED29	AA4		
ED28	AD1		
ED27	AC3		
ED26	AD4		
ED25	AF3		
ED24	AE4		
ED23	AD5		
ED22	AF4		
ED21	AE5		
ED20	AD6		
ED19	AE6		
ED18	AD7		
ED17	AC8		
ED16	AF7	1/0/7	Future of data
ED15	AD9	I/O/Z	External data
ED14	AD10		
ED13	AF9		
ED12	AC11		
ED11	AE10		
ED10	AE11		
ED9	AF11		
ED8	AE14		
ED7	AF15		
ED6	AE15		
ED5	AF16		
ED4	AC15		
ED3	AE17		
ED2	AF18		
ED1	AF19		
ED0	AC17		
			EMIF – ASYNCHRONOUS MEMORY CONTROL
ARE	Y24	O/Z	Asynchronous memory read enable
AOE	AC24	O/Z	Asynchronous memory output enable
AWE	AD23	O/Z	Asynchronous memory write enable
ARDY	W23	I	Asynchronous memory ready input

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNAL						
NAME	NO.	TYPET	DESCRIPTION			
	EMIF – SYNCHRONOUS BURST SRAM CONTROL					
SSADS	AC20	O/Z	SBSRAM address strobe			
SSOE	AF21	O/Z	SBSRAM output enable			
SSWE	AD19	O/Z	SBSRAM write enable			
SSCLK	AD17	0	SBSRAM clock			
			EMIF – SYNCHRONOUS DRAM CONTROL			
SDA10	AD21	O/Z	SDRAM address 10 (separate for deactivate command)			
SDRAS	AF24	O/Z	SDRAM row-address strobe			
SDCAS	AD22	O/Z	SDRAM column-address strobe			
SDWE	AF23	O/Z	SDRAM write enable			
SDCLK	AE20	0	SDRAM clock			
			EMIF – BUS ARBITRATION			
HOLD	AA25	I	Hold request from the host			
HOLDA	A7	0	Hold-request-acknowledge to the host			
			TIMERS			
TOUT1	H24	0	Timer 1 or general-purpose output			
TINP1	K24	I	Timer 1 or general-purpose input			
TOUT0	M4	0	Timer 0 or general-purpose output			
TINP0	K4	I	Timer 0 or general-purpose input			
			DMA ACTION COMPLETE			
DMAC3	D2					
DMAC2	F4	0	DMA action complete			
DMAC1	D1		DMA action complete			
DMAC0	E2					
			MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)			
CLKS1	E25	I	External clock source (as opposed to internal)			
CLKR1	H23	I/O/Z	Receive clock			
CLKX1	F26	I/O/Z	Transmit clock			
DR1	D26	I	Receive data			
DX1	G23	O/Z	Transmit data			
FSR1	E26	I/O/Z	Receive frame sync			
FSX1	F25	I/O/Z	Transmit frame sync			

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

SIGNA	SIGNAL . SIGNAL			
NAME	NO.	TYPET	DESCRIPTION	
			MULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)	
CLKS0	L4	ı	External clock source (as opposed to internal)	
CLKR0	M2	I/O/Z	Receive clock	
CLKX0	L1	I/O/Z	Transmit clock	
DR0	J1	I	Receive data	
DX0	R1	O/Z	Transmit data	
FSR0	P4	I/O/Z	Receive frame sync	
FSX0	P3	I/O/Z	Transmit frame sync	
		•	RESERVED FOR TEST	
RSV0	T2	I	Reserved for testing, pullup with a dedicated 20-kΩ resistor	
RSV1	G2	I	Reserved for testing, pullup with a dedicated 20-kΩ resistor	
RSV2	C11	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor	
RSV3	B9	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor	
RSV4	A6	I	Reserved for testing, <i>pulldown</i> with a dedicated 20-kΩ resistor	
RSV5	C8	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)	
RSV6	C21	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor	
RSV7	B22	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor	
RSV8	A23	I	Reserved for testing, pullup with a dedicated 20-k $\Omega$ resistor	
RSV9	E4	0	Reserved (leave unconnected, do not connect to power or ground)	
			SUPPLY VOLTAGE PINS	
	A10			
	A15	]		
	A18			
	A21			
	A22			
	B7			
	C1			
	D17			
	F3			
	G24	ļ		
DVDD	G25	S	3.3-V supply voltage	
	H25	ļ		
	J25	ļ		
	L25			
	M3	1		
	N3	1		
	N23	1		
	R26	1		
	T24			
	U24	1		
	W24			

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNAL	SIGNAL		
NAME	NO.	TYPET	DESCRIPTION
			SUPPLY VOLTAGE PINS (CONTINUED)
	Y4		
	AB3		
	AB4		
	AB26		
	AC6		
	AC10		
	AC19		
	AC21		
	AC22		
$DV_{DD}$	AC25	S	3.3-V supply voltage
	AD11		
	AD13		
	AD15		
	AD18		
	AE18		
	AE21		
	AF5		
	AF6		
	AF17		
	A5		
	A12		
	A16		
	A20 B2		
	B6		
	B11		
	B12		
	B25		
	C3		
CV <sub>DD</sub>	C15	S	1.8-V supply voltage
	C20	1	
	C24	1	
	D4	1	
	D6	1	
	D7		
	D9		
	D14	1	
	D18		
	D20		

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

SIGNAL			
NAME	NO.	TYPET	DESCRIPTION
			SUPPLY VOLTAGE PINS (CONTINUED)
CVDD	D23 E1 F1 H4 J4 J23 K1 K23 M1 M24 N4 N25 P2 P23 T3 T4 U1 V4 V23 AC4 AC9 AC12 AC13 AC18 AC23 AD3 AD8 AD14 AD24 AE2 AE8 AE12	S	1.8-V supply voltage
	AE25 AF12		

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNAL			olgilai bescriptions (continued)				
NAME	NO.	TYPET	DESCRIPTION				
	GROUND PINS						
	A1						
	A2	1					
	A4	1					
	A13	1					
	A14	1					
	A25						
	A26						
	B1						
	В3						
	B5	]					
	B24	]					
	B26	]					
	C2						
	C7						
	C13						
	C16	ļ					
	C17						
	C25						
	D13						
Vss	D19	GND	Ground pins				
	E3						
	E24						
	F2	ļ					
	F24	ļ					
	G3	ļ					
	G4	4					
	G26						
	J3 L23	1					
	L23	1					
	M23	1					
	N1	1					
	N2	1					
	N24	1					
	N26	1					
	P1	1					
	P26	1					
	R24	1					
	T25	1					

T25 | T1 = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

SIGNAL			
NAME	NO.	TYPET	DESCRIPTION
			GROUND PINS (CONTINUED)
	U2		
	U23		
	V1		
	V3		
	Y3		
	Y25		
	AA3		
	AA23		
	AB23		
	AC2		
	AC5		
	AC7		
	AC14		
	AC16		
	AD2	GND	
	AD12		
	AD16		
	AD20		
Vss	AD25		Ground pins
	AE1		
	AE3		
	AE7		
	AE9		
	AE13		
	AE16 AE19		
	AE19		
	AE23	1	
	AE24 AE26	1	
	AF1	1	
	AF2	1	
	AF8		
	AF10		
	AF13		
	AF14		
	AF25	1	
	AF26		

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



# TMS320C6701 FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS067C - MAY 1998 - REVISED AUGUST 1999

SIGNA	SIGNAL		
NAME	NO.	TYPET	DESCRIPTION
			REMAINING UNCONNECTED PINS
	A8		
	B8	]	
	C9	]	
	D10		
	D21	1	
NC	G1		Unconnected pins
	H1		
	H2		
	J2		
	K3	1	
	R2	1	

<sup>†</sup> I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

#### development support

Texas Instruments (TI) offers an extensive line of development tools for the 'C6x generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of 'C6x-based applications:

#### **Software-Development Tools:**

Assembly optimizer
Assembler/Linker
Simulator
Optimizing ANSI C compiler
Application algorithms
C/Assembly debugger and code profiler

#### **Hardware-Development Tools:**

Extended development system (XDS™) emulator (supports 'C6x multiprocessor system debug) EVM (Evaluation Module)

The *TMS320 DSP Development Support Reference Guide* (SPRU011) contains information about development-support products for all TMS320 family member devices, including documentation. See this document for further information on TMS320 documentation or any TMS320 support products from Texas Instruments. An additional document, the *TMS320 Third-Party Support Reference Guide* (SPRU052), contains information about TMS320-related products from other companies in the industry. To receive TMS320 literature, contact the Literature Response Center at 800/477-8924.

See Table 2 for a complete listing of development-support tools for the 'C6x. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Table 2. TMS320C6x Development-Support Tools

DEVELOPMENT TOOL	PLATFORM	PART NUMBER
	Software	
C Compiler/Assembler/Linker/Assembly Optimizer	Win32™	TMDX3246855-07
C Compiler/Assembler/Linker/Assembly Optimizer	SPARC™ Solaris™	TMDX3246555-07
Simulator	Win32	TMDS3246851-07
Simulator	SPARC Solaris	TMDS3246551-07
XDS510™ Debugger/Emulation Software	Win32, Windows NT™	TMDX324016X-07
	Hardware	
XDS510 Emulator <sup>†</sup>	PC	TMDS00510
XDS510WS™ Emulator‡	SCSI	TMDS00510WS
	Software/Hardware	
EVM Evaluation Kit	PC/Win95/Windows NT	TMDX3260A6201
EVM Evaluation Kit (including TMDX3246855–07)	PC/Win95/Windows NT	TMDX326006201

<sup>†</sup> Includes XDS510 board and JTAG emulation cable. TMDX324016X-07 C-source Debugger/Emulation software is not included.

XDS, XDS510, and XDS510WS are trademarks of Texas Instruments Incorporated. Win32 and Windows NT are trademarks of Microsoft Corporation. SPARC is a trademark of SPARC International, Inc. Solaris is a trademark of Sun Microsystems, Inc.



<sup>‡</sup>Includes XDS510WS box, SCSI cable, power supply, and JTAG emulation cable.

#### device and development-support tool nomenclature

To designate the stages in the product-development cycle, TI assigns prefixes to the part numbers of all TMS320 devices and support tools. Each TMS320 member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical

specifications

TMP Final silicon die that conforms to the device's electrical specifications but has not completed

quality and reliability verification

**TMS** Fully qualified production device

Support tool development evolutionary flow:

**TMDX** Development-support product that has not yet completed Texas Instruments internal qualification

testing.

**TMDS** Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GJC), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -167 is 167 MHz). Figure 5 provides a legend for reading the complete device name for any TMS320 family member.

#### device and development-support tool nomenclature (continued) TMS 320 C 6701 GJC (A) -167 PREFIX -**DEVICE SPEED RANGE** -100 MHz TMX = Experimental device -150 MHz TMP = Prototype device -167 MHz TMS = Qualified device -200 MHz SMJ = MIL-STD-883C -233 MHz SM = High Rel (non-883C) -250 MHz -300 MHz **DEVICE FAMILY -**320 = TMS320 familyTEMPERATURE RANGE (DEFAULT: 0°C TO 90°C) Blank = 0°C to 90°C, commercial temperature = -40°C to 105°C, extended temperature PACKAGE TYPET Plastic DIP **TECHNOLOGY** Ceramic DIP Ceramic DIP side-brazed JD CMOS Ceramic PGA **CMOS EPROM** = Ceramic CC CMOS Flash EEPROM Plastic leaded CC Ceramic leadless CC 100-pin plastic EIAJ QFP PQ 132-pin plastic bumpered QFP 100-pin plastic TQFP PBK = 128-pin plastic TQFP PGE = 144-pin plastic TQFP GFN = 256-pin plastic BGA GGU = 144-pin plastic BGA 352-pin plastic BGA 352-pin plastic BGA 352-pin plastic BGA 352-pin plastic BGA 384-pin plastic BGA GGP = GJC = GJL = GLS = **DEVICE** '1x DSP: 10 14 17 15 '2x DSP: '2xx DSP: 206 240 209 204 '3x DSP: 30 32 '4x DSP: 40 44 '5x DSP: 53 51 56 52 '54x DSP: 541 545 542 546 543 548 '6x DSP: †DIP = Dual-In-Line Package 6201 PGA = Pin Grid Array 6201B CC = Chip Carrier 6202 QFP = Quad Flat Package 6203 6211 TQFP = Thin Quad Flat Package 6701

Figure 5. TMS320 Device Nomenclature (Including TMS320C6701)

6711



BGA =

Ball Grid Array

#### documentation support

Extensive documentation supports all TMS320 family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices; technical briefs; development-support tools; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the 'C6x devices:

The *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189) describes the 'C6000 CPU architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190) describes the functionality of the peripherals available on 'C6x devices, such as the external memory interface (EMIF), host-port interface (HPI), multichannel buffered serial ports (McBSPs), direct-memory-access (DMA), enhanced direct-memory-access (EDMA) controller, expansion bus (XB), clocking and phase-locked loop (PLL); and power-down modes. This guide also includes information on internal data and program memories.

The *TMS320C6000 Programmer's Guide* (literature number SPRU198) describes ways to optimize C and assembly code for 'C6x devices and includes application program examples.

The TMS320C6x C Source Debugger User's Guide (literature number SPRU188) describes how to invoke the 'C6x simulator and emulator versions of the C source debugger interface and discusses various aspects of the debugger, including: command entry, code execution, data management, breakpoints, profiling, and analysis.

The TMS320C6x Peripheral Support Library Programmer's Reference (literature number SPRU273) describes the contents of the 'C6x peripheral support library of functions and macros. It lists functions and macros both by header file and alphabetically, provides a complete description of each, and gives code examples to show how they are used.

*TMS320C6000 Assembly Language Tools User's Guide* (literature number SPRU186) describes the assembly language tools (assembler, linker, and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the 'C6000 generation of devices.

The *TMS320C6x Evaluation Module Reference Guide* (literature number SPRU269) provides instructions for installing and operating the 'C6x evaluation module. It also includes support software documentation, application programming interfaces, and technical reference material.

*TMS320C6000 DSP/BIOS User's Guide* (literature number SPRU303) describes how to use DSP/BIOS tools and APIs to analyze embedded real-time DSP applications.

Code Composer User's Guide (literature number SPRU296) explains how to use the Code Composer development environment to build and debug embedded real-time DSP applications.

Code Composer Studio Tutorial (literature number SPRU301) introduces the Code Composer Studio integrated development environment and software tools.

The *TMS320C6000 Technical Brief* (literature number SPRU197) gives an introduction to the 'C62x/C67x devices, associated development tools, and third-party support.

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support DSP research and education. The TMS320 newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320 customers on product information. The TMS320 DSP bulletin board service (BBS) provides access to information pertaining to the TMS320 family, including documentation, source code, and object code for many DSP algorithms and utilities. The BBS can be reached at 281/274-2323.


Information regarding TI DSP products is also available on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

#### clock PLL

All of the 'C67x clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which generates the internal CPU clock, or bypasses the PLL to become the CPU clock.

To use the PLL to generate the CPU clock, the filter circuit shown in Figure 6 must be properly designed.

To configure the 'C67x PLL clock for proper operation, see Figure 6 and Table 3. To minimize the clock jitter, a single clean power supply should power both the 'C67x device and the external clock oscillator circuit. The minimum CLKIN rise and fall times should also be observed. See the section titled "input and output clocks" for input clock timing requirements.



- NOTES: A. For CLKMODE x4, values for C1, C2, and R1 are fixed and apply to all valid frequency ranges of CLKIN and CLKOUT.
  - B. For CLKMODE x1, the PLL is bypassed and all six external PLL components can be removed. For this case, the PLLV terminal has to be connected to a clean 3.3-V supply and the PLLG and PLLF terminals should be tied together.
  - C. Due to overlap of frequency ranges when choosing the PLLFREQ, more than one frequency range can contain the CLKOUT1 frequency. Choose the lowest frequency range that includes the desired frequency. For example, for CLKOUT1 = 133 MHz, choose PLLFREQ value of 000b. For CLKOUT1 = 167 MHz, choose PLLFREQ value of 001b. PLLFREQ values other than 000b, 001b, and 010b are reserved.
  - D. EMI filter manufacturer TDK part number ACF451832-153-T
  - E. The 3.3-V supply for the EMI filter (and PLLV) must be from the same 3.3-V power plane supplying the I/O voltage, DV<sub>DD</sub>.

Figure 6. PLL Block Diagram



# clock PLL (continued)

Table 3. 'C6701 PLL Component Selection Table

CLKMODE	CLKIN RANGE (MHz)	CPU CLOCK FREQUENCY (CLKOUT1) RANGE (MHz)	CLKOUT2 RANGE (MHz)	R1 (Ω)	C1 (nF)	C2 (pF)	TYPICAL LOCK TIME (μs)†
x4	12.5-41.7	50–167	25-83.5	60.4	27	560	75

<sup>†</sup> Under some operating conditions, the maximum PLL lock time may vary as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 µs, the maximum value may be as long as 250 µs.

#### power-supply sequencing

The 1.8-V supply powers the core and the 3.3-V supply powers the I/O buffers. The core supply should be powered up first, or at the same time as the I/O buffers supply. This is to ensure that the I/O buffers have valid inputs from the core before the output buffers are powered up, thus preventing bus contention with other chips on the board.

# TMS320C6701 FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS067C - MAY 1998 - REVISED AUGUST 1999

# absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Supply voltage range, CV <sub>DD</sub> (see Note 1)	–0.3 V to 2.3 V
Supply voltage range, DV <sub>DD</sub> (see Note 1)	0.3 V to 4 V
Input voltage range	0.3 V to 4 V
Output voltage range	0.3 V to 4 V
Operating case temperature range, T <sub>C</sub>	0°C to 90°C
Storage temperature range, T <sub>sto</sub>	. –55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
CV <sub>DD</sub>	Supply voltage	1.71	1.8	1.89	V
$DV_{DD}$	Supply voltage	3.14	3.30	3.46	V
VSS	Supply ground	0	0	0	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
ЮН	High-level output current			-12	mA
IOL	Low-level output current			12	mA
TC	Case temperature	0		90	°C

NOTE 1: All voltage values are with respect to VSS

# electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	$DV_{DD} = MIN, I_{OH} = MAX$	2.4			V
VOL	Low-level output voltage	$DV_{DD} = MIN, I_{OL} = MAX$			0.6	V
Ц	Input current <sup>†</sup>	$V_{I} = V_{SS}$ to $DV_{DD}$			±10	uA
loz	Off-state output current	$V_O = DV_{DD}$ or 0 V			±10	uA
I <sub>DD2V</sub>	Supply current, CPU + CPU memory access‡	CV <sub>DD</sub> = NOM, CPU clock = 150 MHz		470		mA
I <sub>DD2V</sub>	Supply current, peripherals§	CV <sub>DD</sub> = NOM, CPU clock = 150 MHz		250		mA
I <sub>DD3V</sub>	Supply current, I/O pins¶	DV <sub>DD</sub> = NOM, CPU clock = 150 MHz		85		mA
Ci	Input capacitance				10	pF
Co	Output capacitance				10	pF

<sup>†</sup>TMS and TDI are not included due to internal pullups.

TRST is not included due to internal pulldown.

<sup>‡</sup> Measured with average CPU activity:

50% of time: 8 instructions per cycle, 32-bit DMEM access per cycle 50% of time: 2 instructions per cycle, 16-bit DMEM access per cycle

§ Measured with average peripheral activity:

50% of time: Timers at max rate, McBSPs at E1 rate, and DMA burst transfer between DMEM and SDRAM


50% of time: Timers at max rate, McBSPs at E1 rate, and DMA servicing McBSPs

¶ Measured with average I/O activity (30-pF load, SDCLK on):

25% of time: Reads from external SDRAM Writes to external SDRAM

50% of time: No activity

#### PARAMETER MEASUREMENT INFORMATION



<sup>†</sup> Typical distributed load circuit capacitance.

# signal-transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.



Figure 7. Input and Output Voltage Reference Levels for ac Timing Measurements

#### **INPUT AND OUTPUT CLOCKS**

# timing requirements for CLKIN<sup>†</sup> (see Figure 8)

				'C670	1-150			'C670	1-167		
NO.			CLKMODE = x4		CLKMODE = x1		CLKMODE = x4		CLKMODE = x1		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	t <sub>c</sub> (CLKIN)	Cycle time, CLKIN	26.7		6.7		24		6		ns
2	tw(CLKINH)	Pulse duration, CLKIN high	10.9		3		9.8		2.7		ns
3	tw(CLKINL)	Pulse duration, CLKIN low	10.9		3		9.8		2.7		ns
4	t <sub>t</sub> (CLKIN)	Transition time, CLKIN		5		0.6		5		0.6	ns

<sup>†</sup> The reference points for the rise and fall transitions are measured at 20% and 80%, respectively, of V<sub>IH</sub>.




Figure 8. CLKIN Timings

# switching characteristics for CLKOUT1<sup>‡§</sup> (see Figure 9)

NO.				UNIT			
	PARAMETER				DE = x4	CLKMODE = x1	
			MIN	MAX	MIN	MAX	
1	t <sub>c</sub> (CKO1)	Cycle time, CLKOUT1	P – 0.7	P + 0.7	P – 0.7	P + 0.7	ns
2	tw(CKO1H)	Pulse duration, CLKOUT1 high	(P/2) - 0.5	(P/2) + 0.5	PH – 0.5	PH + 0.5	ns
3	tw(CKO1L)	Pulse duration, CLKOUT1 low	(P/2) - 0.5	(P/2) + 0.5	PL - 0.5	PL + 0.5	ns
4	tt(CKO1)	Transition time, CLKOUT1		0.6		0.6	ns

 $<sup>\</sup>ddagger$  P = 1/CPU clock frequency in nanoseconds (ns).

<sup>§</sup> PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.




Figure 9. CLKOUT1 Timings

#### INPUT AND OUTPUT CLOCKS (CONTINUED)

# switching characteristics for CLKOUT2<sup>†</sup> (see Figure 10)

NO.		PARAMETER	'C6701 'C6701	UNIT	
		MIN	MAX		
1	tc(CKO2)	Cycle time, CLKOUT2	2P - 0.7	2P + 0.7	ns
2	tw(CKO2H)	Pulse duration, CLKOUT2 high	P – 0.7	P + 0.7	ns
3	tw(CKO2L)	Pulse duration, CLKOUT2 low	P – 0.7	P + 0.7	ns
4	tt(CKO2)	Transition time, CLKOUT2		0.6	ns

 $<sup>\</sup>dagger$  P = 1/CPU clock frequency in ns.




Figure 10. CLKOUT2 Timings

#### SDCLK, SSCLK timing parameters

SDCLK timing parameters are the same as CLKOUT2 parameters.

SSCLK timing parameters are the same as CLKOUT1 or CLKOUT2 parameters, depending on SSCLK configuration.

# switching characteristics for the relation of SSCLK, SDCLK, and CLKOUT2 to CLKOUT1 (see Figure 11)

NO.		'C670'	UNIT		
		MIN	MAX		
1	td(CKO1-SSCLK)	Delay time, CLKOUT1 edge to SSCLK edge	-0.8	3.4	ns
2	td(CKO1-SSCLK1/2)	Delay time, CLKOUT1 edge to SSCLK edge (1/2 clock rate)	-1.0	3.0	ns
3	td(CKO1-CKO2)	Delay time, CLKOUT1 edge to CLKOUT2 edge	-1.5	2.5	ns
4	td(CKO1-SDCLK)	Delay time, CLKOUT1 edge to SDCLK edge	-1.5	1.9	ns




Figure 11. Relation of CLKOUT2, SDCLK, and SSCLK to CLKOUT1



#### **ASYNCHRONOUS MEMORY TIMING**

# timing requirements for asynchronous memory cycles<sup>†</sup> (see Figure 12 and Figure 13)

NO.			'C6701		UNIT
			MIN	MAX	
6	tsu(EDV-CKO1H)	Setup time, read EDx valid before CLKOUT1 high	4.5		ns
7	th(CKO1H-EDV)	Hold time, read EDx valid after CLKOUT1 high	1.5		ns
10	tsu(ARDY-CKO1H)	Setup time, ARDY valid before CLKOUT1 high	3.5		ns
11	th(CKO1H-ARDY)	Hold time, ARDY valid after CLKOUT1 high	1.5		ns

<sup>†</sup> To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.

# switching characteristics for asynchronous memory cycles‡ (see Figure 12 and Figure 13)

NO.		PARAMETER	'C670'	UNIT	
		MIN	MAX		
1	td(CKO1H-CEV)	Delay time, CLKOUT1 high to CEx valid	-1.0	4.5	ns
2	td(CKO1H-BEV)	Delay time, CLKOUT1 high to BEx valid		4.5	ns
3	td(CKO1H-BEIV)	Delay time, CLKOUT1 high to BEx invalid	-1.0		ns
4	td(CKO1H-EAV)	Delay time, CLKOUT1 high to EAx valid		4.5	ns
5	td(CKO1H-EAIV)	Delay time, CLKOUT1 high to EAx invalid	-1.0		ns
8	td(CKO1H-AOEV)	Delay time, CLKOUT1 high to AOE valid	-1.0	4.5	ns
9	td(CKO1H-AREV)	Delay time, CLKOUT1 high to ARE valid	-0.5	4.5	ns
12	t <sub>d</sub> (CKO1H-EDV)	Delay time, CLKOUT1 high to EDx valid		4.5	ns
13	td(CKO1H-EDIV)	Delay time, CLKOUT1 high to EDx invalid	-1.0		ns
14	td(CKO1H-AWEV)	Delay time, CLKOUT1 high to AWE valid	-1.0	4.5	ns

<sup>‡</sup> The minimum delay is also the minimum output hold after CLKOUT1 high.

# **ASYNCHRONOUS MEMORY TIMING (CONTINUED)**




Figure 12. Asynchronous Memory Read Timing




Figure 13. Asynchronous Memory Write Timing



#### SYNCHRONOUS-BURST MEMORY TIMING

# timing requirements for synchronous-burst SRAM cycles (full-rate SSCLK) (see Figure 14)

NO			'C670	1-150	'C6701	I-167	LINUT
NO.		MIN	MAX	MIN	MAX	UNIT	
7	tsu(EDV-SSCLKH)	Setup time, read EDx valid before SSCLK high	2.0		2.0		ns
8	th(SSCLKH-EDV)	Hold time, read EDx valid after SSCLK high	2.1		2.1		ns

# switching characteristics for synchronous-burst SRAM cycles<sup>†</sup> (full-rate SSCLK) (see Figure 14 and Figure 15)

NO.	PARAMETER		'C6701-150		'C6701-167		
			MIN	MAX	MIN	MAX	UNIT
1	tosu(CEV-SSCLKH)	Output setup time, CEx valid before SSCLK high	0.5P - 1.5		0.5P - 1.3		ns
2	toh(SSCLKH-CEV)	Output hold time, CEx valid after SSCLK high	0.5P - 2.5		0.5P - 2.3		ns
3	tosu(BEV-SSCLKH)	Output setup time, BEx valid before SSCLK high	0.5P - 1.6		0.5P - 1.6		ns
4	toh(SSCLKH-BEIV)	Output hold time, BEx invalid after SSCLK high	0.5P - 2.5		0.5P - 2.3		ns
5	tosu(EAV-SSCLKH)	Output setup time, EAx valid before SSCLK high	0.5P - 1.7		0.5P - 1.7		ns
6	toh(SSCLKH-EAIV)	Output hold time, EAx invalid after SSCLK high	0.5P - 2.5		0.5P - 2.3		ns
9	tosu(ADSV-SSCLKH)	Output setup time, SSADS valid before SSCLK high	0.5P - 1.5		0.5P - 1.3		ns
10	toh(SSCLKH-ADSV)	Output hold time, SSADS valid after SSCLK high	0.5P - 2.5		0.5P - 2.3		ns
11	tosu(OEV-SSCLKH)	Output setup time, SSOE valid before SSCLK high	0.5P - 1.5		0.5P - 1.3		ns
12	toh(SSCLKH-OEV)	Output hold time, SSOE valid after SSCLK high	0.5P - 2.5		0.5P - 2.3		ns
13	tosu(EDV-SSCLKH)	Output setup time, EDx valid before SSCLK high	0.5P - 1.5		0.5P - 1.3		ns
14	toh(SSCLKH-EDIV)	Output hold time, EDx invalid after SSCLK high	0.5P - 2.5		0.5P - 2.3		ns
15	tosu(WEV-SSCLKH)	Output setup time, SSWE valid before SSCLK high	0.5P - 1.5		0.5P - 1.3		ns
16	toh(SSCLKH-WEV)	Output hold time, SSWE valid after SSCLK high	0.5P - 2.5		0.5P - 2.3		ns

<sup>†</sup> When the PLL is used (CLKMODE x4), P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns. For CLKMODE x1, 0.5P is defined as PH (pulse duration of CLKIN high) for all output setup times; 0.5P is defined as PL (pulse duration of CLKIN low) for all output hold times.

# SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)




Figure 14. SBSRAM Read Timing (Full-Rate SSCLK)




Figure 15. SBSRAM Write Timing (Full-Rate SSCLK)

#### SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)

### timing requirements for synchronous-burst SRAM cycles (half-rate SSCLK) (see Figure 16)

NO			'C670	'C6701-150		'C6701-167	
NO.			MIN	MAX	MIN	MAX	UNIT
7	tsu(EDV-SSCLKH)	Setup time, read EDx valid before SSCLK high	3.8		3.6		ns
8	th(SSCLKH-EDV)	Hold time, read EDx valid after SSCLK high	2		1.5		ns

# switching characteristics for synchronous-burst SRAM cycles<sup>†</sup> (half-rate SSCLK) (see Figure 16 and Figure 17)

NO.	PARAMETER		'C6701-150		'C6701-167		
			MIN	MAX	MIN	MAX	UNIT
1	tosu(CEV-SSCLKH)	Output setup time, CEx valid before SSCLK high	1.5P - 5.5		1.5P - 4.5		ns
2	toh(SSCLKH-CEV)	Output hold time, CEx valid after SSCLK high	0.5P - 2.3		0.5P - 2		ns
3	tosu(BEV-SSCLKH)	Output setup time, BEx valid before SSCLK high	1.5P - 5.5		1.5P - 4.5		ns
4	toh(SSCLKH-BEIV)	Output hold time, BEx invalid after SSCLK high	0.5P - 2.3		0.5P - 2		ns
5	tosu(EAV-SSCLKH)	Output setup time, EAx valid before SSCLK high	1.5P - 5.5		1.5P - 4.5		ns
6	toh(SSCLKH-EAIV)	Output hold time, EAx invalid after SSCLK high	0.5P - 2.3		0.5P - 2		ns
9	tosu(ADSV-SSCLKH)	Output setup time, SSADS valid before SSCLK high	1.5P - 5.5		1.5P - 4.5		ns
10	toh(SSCLKH-ADSV)	Output hold time, SSADS valid after SSCLK high	0.5P - 2.3		0.5P - 2		ns
11	tosu(OEV-SSCLKH)	Output setup time, SSOE valid before SSCLK high	1.5P - 5.5		1.5P - 4.5		ns
12	toh(SSCLKH-OEV)	Output hold time, SSOE valid after SSCLK high	0.5P - 2.3		0.5P - 2		ns
13	tosu(EDV-SSCLKH)	Output setup time, EDx valid before SSCLK high	1.5P - 5.5		1.5P - 4.5		ns
14	toh(SSCLKH-EDIV)	Output hold time, EDx invalid after SSCLK high	0.5P - 2.3		0.5P - 2		ns
15	tosu(WEV-SSCLKH)	Output setup time, SSWE valid before SSCLK high	1.5P - 5.5		1.5P – 4.5	·	ns
16	toh(SSCLKH-WEV)	Output hold time, SSWE valid after SSCLK high	0.5P - 2.3		0.5P – 2		ns

<sup>†</sup> When the PLL is used (CLKMODE x4), P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns. For CLKMODE x1:

<sup>1.5</sup>P = P + PH, where P = 1/CPU clock frequency, and PH = pulse duration of CLKIN high.

<sup>0.5</sup>P = PL, where PL = pulse duration of CLKIN low.

# SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)




Figure 16. SBSRAM Read Timing (1/2 Rate SSCLK)




Figure 17. SBSRAM Write Timing (1/2 Rate SSCLK)

### SYNCHRONOUS DRAM TIMING

### timing requirements for synchronous DRAM cycles (see Figure 18)

NO			'C670	1-150	'C670	1-167	LINUT
NO.			MIN	MAX	MIN	MAX	UNIT
7	tsu(EDV-SDCLKH)	Setup time, read EDx valid before SDCLK high	1.8		1.8		ns
8	th(SDCLKH-EDV)	Hold time, read EDx valid after SDCLK high	3		3		ns

## switching characteristics for synchronous DRAM cycles<sup>†</sup> (see Figure 18–Figure 23)

		DADAMETER	'C6701-1	150	'C6701-167		
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT
1	tosu(CEV-SDCLKH)	Output setup time, CEx valid before SDCLK high	1.5P – 5		1.5P – 4		ns
2	toh(SDCLKH-CEV)	Output hold time, CEx valid after SDCLK high	0.5P - 1.9		0.5P - 1.5		ns
3	tosu(BEV-SDCLKH)	Output setup time, BEx valid before SDCLK high	1.5P – 5		1.5P – 4		ns
4	toh(SDCLKH-BEIV)	Output hold time, BEx invalid after SDCLK high	0.5P - 1.9		0.5P - 1.5		ns
5	tosu(EAV-SDCLKH)	Output setup time, EAx valid before SDCLK high	1.5P - 5		1.5P – 4		ns
6	toh(SDCLKH-EAIV)	Output hold time, EAx invalid after SDCLK high	0.5P - 1.9		0.5P - 1.5		ns
9	tosu(SDCAS-SDCLKH)	Output setup time, SDCAS valid before SDCLK high	1.5P – 5		1.5P – 4		ns
10	toh(SDCLKH-SDCAS)	Output hold time, SDCAS valid after SDCLK high	0.5P - 1.9		0.5P - 1.5		ns
11	tosu(EDV-SDCLKH)	Output setup time, EDx valid before SDCLK high	1.5P – 5		1.5P – 4		ns
12	toh(SDCLKH-EDIV)	Output hold time, EDx invalid after SDCLK high	0.5P - 1.9		0.5P - 1.5		ns
13	tosu(SDWE-SDCLKH)	Output setup time, SDWE valid before SDCLK high	1.5P – 5		1.5P – 4		ns
14	toh(SDCLKH-SDWE)	Output hold time, SDWE valid after SDCLK high	0.5P - 1.9		0.5P - 1.5		ns
15	tosu(SDA10V-SDCLKH)	Output setup time, SDA10 valid before SDCLK high	1.5P – 5		1.5P – 4		ns
16	toh(SDCLKH-SDA10IV)	Output hold time, SDA10 invalid after SDCLK high	0.5P - 1.9		0.5P - 1.5		ns
17	tosu(SDRAS-SDCLKH)	Output setup time, SDRAS valid before SDCLK high	1.5P – 5		1.5P – 4		ns
18	toh(SDCLKH-SDRAS)	Output hold time, SDRAS valid after SDCLK high	0.5P - 1.9		0.5P - 1.5		ns

<sup>†</sup> When the PLL is used (CLKMODE x4), P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns. For CLKMODE x1:

<sup>1.5</sup>P = P + PH, where P = 1/CPU clock frequency, and PH = pulse duration of CLKIN high.

<sup>0.5</sup>P = PL, where PL = pulse duration of CLKIN low.

### SYNCHRONOUS DRAM TIMING (CONTINUED)




Figure 18. Three SDRAM Read Commands




Figure 19. Three SDRAM Write Commands



## **SYNCHRONOUS DRAM TIMING (CONTINUED)**




Figure 20. SDRAM ACTV Command




Figure 21. SDRAM DCAB Command

## **SYNCHRONOUS DRAM TIMING (CONTINUED)**




Figure 22. SDRAM REFR Command




Figure 23. SDRAM MRS Command

### HOLD/HOLDA TIMING

## timing requirements for the hold/hold acknowledge cycles<sup>†</sup> (see Figure 24)

NO.		'C6701-150 'C6701-167	UNIT
		MIN MAX	]
1	t <sub>su(HOLDH-CKO1H)</sub> Setup time, HOLD high before CLKOUT1 high	5	ns
2	th(CKO1H-HOLDL) Hold time, HOLD low after CLKOUT1 high	2	ns


<sup>†</sup> HOLD is synchronized internally. Therefore, if setup and hold times are not met, it will either be recognized in the current cycle or in the next cycle. Thus, HOLD can be an asynchronous input.

## switching characteristics for the hold/hold acknowledge cycles‡ (see Figure 24)

NO.			'C670 'C670		UNIT
				MAX	
3	tR(HOLDL-EMHZ)	Response time, HOLD low to EMIF high impedance	4P	§	ns
4	<sup>†</sup> R(EMHZ-HOLDAL)	Response time, EMIF high impedance to HOLDA low		2P	ns
5	<sup>t</sup> R(HOLDH-HOLDAH)	Response time, HOLD high to HOLDA high	4P	7P	ns
6	td(CKO1H-HOLDAL)	Delay time, CLKOUT1 high to HOLDA valid	1	8	ns
7	td(CKO1H-BHZ)	Delay time, CLKOUT1 high to EMIF Bus high impedance $\P$	1	8	ns
8	td(CKO1H-BLZ)	Delay time, CLKOUT1 high to EMIF Bus low impedance¶	1	12	ns
9	<sup>t</sup> R(HOLDH-BLZ)	Response time, HOLD high to EMIF Bus low impedance¶	3P	6P	ns

 $<sup>\</sup>ddagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

<sup>¶</sup> EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS, and SDWE.



† EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS, and SDWE.

Figure 24. HOLD/HOLDA Timing

<sup>§</sup> All pending EMIF transactions are allowed to complete before HOLDA is asserted. The worst cases for this is an asynchronous read or write with external ARDY used or a minimum of eight consecutive SDRAM reads or writes when RBTR8 = 1. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting the NOHOLD = 1.

SPRS067C - MAY 1998 - REVISED AUGUST 1999

### RESET TIMING

### timing requirements for reset (see Figure 25)

NO.	NO.		'C6701 'C6701		UNIT
			MIN	MAX	1
1	tw(RESET)	Width of the RESET pulse (PLL stable) <sup>†</sup>	10		CLKOUT1 cycles
	(::===:)	Width of the RESET pulse (PLL needs to sync up)‡	250		μs

<sup>†</sup> This parameter applies to CLKMODE x1 when CLKIN is stable and applies to CLKMODE x4 when CLKIN and PLL are stable.

### switching characteristics during reset§¶ (see Figure 25)

NO.		PARAMETER	'C6701		UNIT
			MIN	MAX	
2	<sup>t</sup> R(RESET)	Response time to change of value in RESET signal	1		CLKOUT1 cycles
3	td(CKO1H-CKO2IV)	Delay time, CLKOUT1 high to CLKOUT2 invalid	-1		ns
4	t <sub>d</sub> (CKO1H-CKO2V)	Delay time, CLKOUT1 high to CLKOUT2 valid		10	ns
5	td(CKO1H-SDCLKIV)	Delay time, CLKOUT1 high to SDCLK invalid	-1		ns
6	td(CKO1H-SDCLKV)	Delay time, CLKOUT1 high to SDCLK valid		10	ns
7	td(CKO1H-SSCKIV)	Delay time, CLKOUT1 high to SSCLK invalid	-1		ns
8	td(CKO1H-SSCKV)	Delay time, CLKOUT1 high to SSCLK valid		10	ns
9	td(CKO1H-LOWIV)	Delay time, CLKOUT1 high to low group invalid	-1		ns
10	td(CKO1H-LOWV)	Delay time, CLKOUT1 high to low group valid		10	ns
11	td(CKO1H-HIGHIV)	Delay time, CLKOUT1 high to high group invalid	-1		ns
12	td(CKO1H-HIGHV)	Delay time, CLKOUT1 high to high group valid		10	ns
13	td(CKO1H-ZHZ)	Delay time, CLKOUT1 high to Z group high impedance	-1		ns
14	td(CKO1H-ZV)	Delay time, CLKOUT1 high to Z group valid		10	ns

<sup>§</sup> Low group consists of: IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1.

High group consists of: HINT.

EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS, Z group consists of: SDWE, HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, and FSR1.


<sup>‡</sup>This parameter only applies to CLKMODE x4. The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to 250 µs to stabilize following device powerup or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See the clock PLL section for PLL lock times.

<sup>¶</sup> HRDY is gated by input HCS

If  $\overline{HCS} = 0$  at device reset,  $\overline{HRDY}$  belongs to the high group.

If HCS = 1 at device reset, HRDY belongs to the low group.

### **RESET TIMING (CONTINUED)**



†Low group consists of:

IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1.

High group consists of:

Z group consists of:

EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SSADS, SSOE, SSWE, SDA10, SDRAS, SDCAS, SDWE, HD[15:0], CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, and FSR1.

‡ HRDY is gated by input HCS.

If  $\overline{\text{HCS}} = 0$  at device reset,  $\overline{\text{HRDY}}$  belongs to the high group.

If HCS = 1 at device reset, HRDY belongs to the low group.

Figure 25. Reset Timing

### **EXTERNAL INTERRUPT TIMING**

### timing requirements for interrupt response cycles<sup>†‡</sup> (see Figure 26)

NO.		'C6701-150 'C6701-167	UNIT
		MIN MAX	]
2	t <sub>W</sub> (ILOW) Width of the interrupt pulse low	2P	ns
3	t <sub>W</sub> (IHIGH) Width of the interrupt pulse high	2P	ns

<sup>†</sup> Interrupt signals are synchronized internally and are potentially recognized one cycle later if setup and hold times are violated. Thus, they can be connected to asynchronous inputs.

### switching characteristics during interrupt response cycles§ (see Figure 26)

NO.		PARAMETER		701-150 701-167	UNIT
			MIN	MAX	
1	<sup>t</sup> R(EINTH-IACKH)	Response time, EXT_INTx high to IACK high	9P		ns
4	td(CKO2L-IACKV)	Delay time, CLKOUT2 low to IACK valid	-0.5P	13 – 0.5P	ns
5	td(CKO2L-INUMV)	Delay time, CLKOUT2 low to INUMx valid		10 – 0.5P	ns
6	td(CKO2L-INUMIV)	Delay time, CLKOUT2 low to INUMx invalid	-0.5P		ns

<sup>§</sup> P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns. When the PLL is used (CLKMODE x4),  $0.5P = 1/(2 \times CPU \text{ clock frequency})$ .

For CLKMODE x1: 0.5P = PH, where PH is the high period of CLKIN.




Figure 26. Interrupt Timing

 $<sup>^{\</sup>ddagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

### HOST-PORT INTERFACE TIMING

## timing requirements for host-port interface cycles<sup>†‡</sup> (see Figure 27, Figure 28, Figure 29, and Figure 30)

NO.			'C670 'C670		UNIT
			MIN	MAX	
1	t <sub>su(SEL-HSTBL)</sub>	Setup time, select signals§ valid before HSTROBE low	4		ns
2	th(HSTBL-SEL)	Hold time, select signals valid after HSTROBE low	2		ns
3	tw(HSTBL)	Pulse duration, HSTROBE low	2P		ns
4	tw(HSTBH)	Pulse duration, HSTROBE high between consecutive accesses	2P		ns
10	t <sub>su(SEL-HASL)</sub>	Setup time, select signals§ valid before HAS low	4		ns
11	th(HASL-SEL)	Hold time, select signals§ valid after HAS low	2		ns
12	t <sub>su(HDV-HSTBH)</sub>	Setup time, host data valid before HSTROBE high	3		ns
13	th(HSTBH-HDV)	Hold time, host data valid after HSTROBE high	2		ns
14	<sup>t</sup> h(HRDYL-HSTBL)	Hold time, HSTROBE low after HRDY low. HSTROBE should not be inactivated until HRDY is active (low); otherwise, HPI writes will not complete properly.	1		ns
18	t <sub>su(HASL-HSTBL)</sub>	Setup time, HAS low before HSTROBE low	2		ns
19	th(HSTBL-HASL)	Hold time, HAS low after HSTROBE low	2		ns

<sup>†</sup> HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2; INOT(HDS1 XOR HDS2)] OR HCS.

## switching characteristics during host-port interface cycles<sup>†‡</sup> (see Figure 27, Figure 28, Figure 29, and Figure 30)

NO.	PARAMETER				UNIT
			MIN	MAX	
5	td(HCS-HRDY)	Delay time, HCS to HRDY¶	1	12	ns
6	t <sub>d</sub> (HSTBL-HRDYH)	Delay time, HSTROBE low to HRDY high#	1	12	ns
7	toh(HSTBL-HDLZ)	Output hold time, HD low impedance after HSTROBE low for an HPI read	4		ns
8	td(HDV-HRDYL)	Delay time, HD valid to HRDY low	P-3	P + 3	ns
9	toh(HSTBH-HDV)	Output hold time, HD valid after HSTROBE high	3	12	ns
15	td(HSTBH-HDHZ)	Delay time, HSTROBE high to HD high impedance	3	12	ns
16	td(HSTBL-HDV)	Delay time, HSTROBE low to HD valid	3	12	ns
17	t <sub>d</sub> (HSTBH-HRDYH)	Delay time, HSTROBE high to HRDY high	1	12	ns

<sup>†</sup> HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.



<sup>‡</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

<sup>§</sup> Select signals include: HCNTRL[1:0],  $HR/\overline{W}$ , and HHWIL.


<sup>‡</sup> The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

<sup>¶</sup>HCS enables HRDY, and HRDY is always low when HCS is high. The case where HRDY goes high when HCS falls indicates that HPI is busy completing a previous HPID write or READ with autoincrement.

<sup>#</sup> This parameter is used during an HPID read. At the beginning of the first half-word transfer on the falling edge of HSTROBE, the HPI sends the request to the DMA auxiliary channel, and HRDY remains high until the DMA auxiliary channel loads the requested data into HPID.


This parameter is used after the second half-word of an HPID write or autoincrement read. HRDY remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY signal.

### **HOST-PORT INTERFACE TIMING (CONTINUED)**



† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 27. HPI Read Timing (HAS Not Used, Tied High)




† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 28. HPI Read Timing (HAS Used)




## **HOST-PORT INTERFACE TIMING (CONTINUED)**



† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 29. HPI Write Timing (HAS Not Used, Tied High)



† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 30. HPI Write Timing (HAS Used)



SPRS067C - MAY 1998 - REVISED AUGUST 1999

### **MULTICHANNEL BUFFERED SERIAL PORT TIMING**

## timing requirements for McBSP<sup>†‡</sup> (see Figure 31)

NO.				'C6701		UNIT
				MIN	MAX	
2	t <sub>C</sub> (CKRX)	Cycle time, CLKR/X	CLKR/X ext	2P		ns
3	tw(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	P – 1		ns
-			CLKR int	13		
5	<sup>t</sup> su(FRH-CKRL)	Setup time, external FSR high before CLKR low	CLKR ext	4		ns
	<sup>t</sup> h(CKRL-FRH)	Hold time, external FSR high after CLKR low	CLKR int	7		
6			CLKR ext	4		ns
_		0.1.11.11.11.11.11.11.11.11.11.11.11.11.	CLKR int	10		
7	<sup>t</sup> su(DRV-CKRL)	Setup time, DR valid before CLKR low	CLKR ext	1		ns
			CLKR int	4		
8	th(CKRL-DRV)	Hold time, DR valid after CLKR low	CLKR ext	4		ns
4.0		0	CLKX int	13		
10	<sup>t</sup> su(FXH-CKXL)	Setup time, external FSX high before CLKX low	CLKX ext	4		ns
4.4	l.	11.11.	CLKX int	7		
11	th(CKXL-FXH)	Hold time, external FSX high after CLKX low	CLKX ext	3		ns

 $<sup>\</sup>overline{\dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

<sup>‡</sup> CLKRP = CLKXP = FSRP = FSXP = 0 in the pin control register (PCR). If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

### switching characteristics for McBSP<sup>†‡§</sup> (see Figure 31)

NO.		PARAMETER			1-150 1-167	UNIT
					MAX	
1	td(CKSH-CKRXH)	Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input		3	15	ns
2	t <sub>C</sub> (CKRX)	Cycle time, CLKR/X	CLKR/X int	2P		ns
3	tw(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X int	C – 1¶	C + 1¶	ns
4	td(CKRH-FRV)	Delay time, CLKR high to internal FSR valid	CLKR int	-4	4	ns
	<sup>t</sup> d(CKXH-FXV)	CKXH-FXV) Delay time, CLKX high to internal FSX valid	CLKX int	-4	5	
9			CLKX ext	3	16	ns
12		Disable time, DX high impedance following last data bit	CLKX int	-3	2	
12	<sup>t</sup> dis(CKXH-DXHZ)	s(CKXH-DXHZ) from CLKX high	CLKX ext	2	9	ns
13		Delevities CLVV high to DV valid	CLKX int	-2	4	
13	td(CKXH-DXV)	Delay time, CLKX high to DX valid.	CLKX ext	3	16	ns
14	t 1/5/41 5/40	Delay time, FSX high to DX valid.  ONLY applies when in data delay 0 (XDATDLY = 00b)	FSX int	-2	4	ns
14	<sup>t</sup> d(FXH-DXV)	mode.	FSX ext	2	10	115

<sup>†</sup> CLKRP = CLKXP = FSRP = FSXP = 0 in the pin control register (PCR). If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

- S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)
  - = sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)
- H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even
  - = (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero
- L = CLKX low pulse width = (CLKGDV/2) \* S if CLKGDV is even
  - = (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

<sup>‡</sup> Minimum delay times also represent minimum output hold times.

<sup>§</sup> P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

 $<sup>\</sup>P C = H \text{ or } L$ 




Figure 31. McBSP Timings



## timing requirements for FSR when GSYNC = 1 (see Figure 32)

NO.		'C6701	I-167	UNIT
		MIN	MAX	
1	t <sub>su(FRH-CKSH)</sub> Setup time, FSR high before CLKS high	4		ns
2	th(CKSH-FRH) Hold time, FSR high after CLKS high	4		ns




Figure 32. FSR Timing When GSYNC = 1

SPRS067C - MAY 1998 - REVISED AUGUST 1999

### MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

## timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 33)

NO						
NO.	MASTER		SLA\	UNIT		
		MIN	MAX	MIN	MAX	
4	tsu(DRV-CKXL) Setup time, DR valid before CLKX low	12		2 – 3P		ns
5	th(CKXL-DRV) Hold time, DR valid after CLKX low	4		5 + 6P		ns

 $<sup>\</sup>dagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

## switching characteristics for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $0^{\ddagger\ddagger}$ (see Figure 33)

NO.					701-150 701-167		
		PARAMETER	MAS	ΓER§	SLA	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	th(CKXL-FXL)	Hold time, FSX low after CLKX low¶	T – 4	T + 4			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high#	L-4	L + 4			ns
3	td(CKXH-DXV)	Delay time, CLKX high to DX valid	-4	4	3P + 4	5P + 17	ns
6	t <sub>dis</sub> (CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	L-2	L + 3			ns
7	tdis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			P + 4	3P + 17	ns
8	t <sub>d</sub> (FXL-DXV)	Delay time, FSX low to DX valid			2P + 3	4P + 12	ns

 $<sup>\</sup>dagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

T = CLKX period = (1 + CLKGDV) \* S

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP



<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup>S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

<sup>=</sup> sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

<sup>#</sup>FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 33. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

## timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 34)

			'C670 'C670			
NO.	10.		ΓER	SLA\	UNIT	
		MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXH)</sub> Setup time, DR valid before CLKX high	12		2 – 3P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 6P		ns

 $<sup>\</sup>dagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

## switching characteristics for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\ddagger \ddagger}$ (see Figure 34)

NO.					701-150 701-167		
		PARAMETER	MAS	ΓER§	SLA	VE	UNIT
			MIN	MAX	MIN	MAX	
1	th(CKXL-FXL)	Hold time, FSX low after CLKX low¶	L-4	L + 4			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high#	T – 4	T + 4			ns
3	td(CKXL-DXV)	Delay time, CLKX low to DX valid	-4	4	3P + 4	5P + 17	ns
6	tdis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	-2	4	3P + 4	5P + 17	ns
7	td(FXL-DXV)	Delay time, FSX low to DX valid	H – 2	H + 3	2P + 3	4P + 12	ns

 $<sup>\</sup>dagger P = 1/CPU$  clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

T = CLKX period = (1 + CLKGDV) \* S

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>#</sup>FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 34. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0



<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup>S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

<sup>=</sup> sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

<sup>¶</sup> FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

## timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1<sup>†‡</sup> (see Figure 35)

No			'C670 'C670			
NO.		MAST	ER	SLA	/E	UNIT
		MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXH)</sub> Setup time, DR valid before CLKX high	12		2 – 3P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 6P		ns

 $<sup>\</sup>dagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

# switching characteristics for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $1^{\ddagger}$ (see Figure 35)

					'01-150 '01-167		
NO.		PARAMETER	MAS	ΓER§	SLA	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	th(CKXH-FXL)	Hold time, FSX low after CLKX high¶	T – 4	T + 4			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low#	H – 4	H + 4			ns
3	td(CKXL-DXV)	Delay time, CLKX low to DX valid	-4	4	3P + 4	5P + 17	ns
6	tdis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	H – 2	H + 3			ns
7	tdis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			P + 4	3P + 17	ns
8	td(FXL-DXV)	Delay time, FSX low to DX valid			2P + 3	4P + 12	ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup> S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

<sup>=</sup> sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) \* S

<sup>¶</sup> FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

<sup>#</sup>FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 35. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

### timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1<sup>†‡</sup> (see Figure 36)

NO			'C670 'C670			
NO.		MAST	ER	SLA\	/E	UNIT
		MIN	MAX	MIN	MAX	
4	tsu(DRV-CKXL) Setup time, DR valid before CLKX low	12	·	2 – 3P		ns
5	th(CKXL-DRV) Hold time, DR valid after CLKX low	4	·	5 + 6P		ns

 $<sup>\</sup>dagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

# switching characteristics for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1^{\ddagger}$ (see Figure 36)

NO.					701-150 701-167		
		PARAMETER	MAST	ΓER§	SLA	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	th(CKXH-FXL)	Hold time, FSX low after CLKX high¶	H – 4	H + 4			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low#	T – 4	T + 4			ns
3	td(CKXH-DXV)	Delay time, CLKX high to DX valid	-4	4	3P + 4	5P + 17	ns
6	tdis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	-2	4	3P + 4	5P + 17	ns
7	td(FXL-DXV)	Delay time, FSX low to DX valid	L-2	L + 3	2P + 3	4P + 12	ns

<sup>†</sup>P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) \* S if CLKGDV is even

= (CLKGDV + 1)/2 \* S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>‡</sup> For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup>S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

<sup>=</sup> sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) \* S

<sup>¶</sup> FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

<sup>#</sup>FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 36. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

### DMAC, TIMER, POWER-DOWN TIMING

### switching characteristics for DMAC outputs (see Figure 37)

NO.	PARAMETER	'C6701 'C6701		UNIT
		MIN	MAX	
1	t <sub>d</sub> (CKO1H-DMACV) Delay time, CLKOUT1 high to DMAC valid	2	11	ns



Figure 37. DMAC Timing

### timing requirements for timer inputs (see Figure 38)†

NO.		'C6701-1 'C6701-1		UNIT
		MIN	MAX	
1	t <sub>W</sub> (TINPH) Pulse duration, TINP high	2P	·	ns

 $<sup>\</sup>dagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.

### switching characteristics for timer outputs (see Figure 38)

NO.	PARAMETER	'C6701 'C6701	UNIT	
		MIN	MAX	
2	td(CKO1H-TOUTV) Delay time, CLKOUT1 high to TOUT valid	1	10	ns




Figure 38. Timer Timing

### switching characteristics for power-down outputs (see Figure 39)

NO.	PARAMETER		'C6701-150 'C6701-167		UNIT
			MIN	MAX	
1	td(CKO1H-PDV)	Delay time, CLKOUT1 high to PD valid	1	9	ns



Figure 39. Power-Down Timing

### JTAG TEST-PORT TIMING

## timing requirements for JTAG test port (see Figure 40)

NO.			'C6701-150 'C6701-167		UNIT
				MAX	
1	t <sub>C</sub> (TCK)	Cycle time, TCK		50	ns
3	tsu(TDIV-TCKH)	Setup time, TDI/TMS/TRST valid before TCK high	10		ns
4	th(TCKH-TDIV)	Hold time, TDI/TMS/TRST valid after TCK high	5		ns

### switching characteristics for JTAG test port (see Figure 40)

NO.	PARAMETER		'C6701-150 'C6701-167	
		MIN	MAX	
2	t <sub>d</sub> (TCKL-TDOV) Delay time, TCK low to TDO valid	0	15	ns





Figure 40. JTAG Test-Port Timing

### **MECHANICAL DATA**

### GJC (S-PBGA-N352)

### PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Thermally enhanced plastic package with heat slug (HSL).
  - D. Flip chip application only
  - E. Possible protrusion in this area, but within 3,50 max package height specification
  - F. Falls within JEDEC MO-151/BAR-2

### thermal resistance characteristics (S-PBGA package)

NO		°C/W	Air Flow LFPM†
1	R⊖ <sub>JC</sub> Junction-to-case	0.74	N/A
2	RΘ <sub>JA</sub> Junction-to-free air	11.31	0
3	R⊖JA Junction-to-free air	9.60	100
4	R⊖JA Junction-to-free air	8.34	250
5	RΘ <sub>JA</sub> Junction-to-free air	7.30	500

<sup>†</sup>LFPM = Linear Feet Per Minute



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated