




Check for Samples: THS4509

FEATURES

- Fully-Differential Architecture
- Centered Input Common-Mode Range
- Output Common-Mode Control
- Minimum Gain of 2 V/V (6 dB)
- Bandwidth: 1900 MHz
 Slew Rate: 6600 V/µs
 1% Settling Time: 2 ns
- HD₂: -75 dBc at 100 MHz
 HD₃: -80 dBc at 100 MHz
- OIP₃: 37 dBm at 70 MHz
- Input Voltage Noise: 1.9 nV/√Hz (f > 10 MHz)
- Power-Supply Voltage: 3 V to 5 V
 Power-Supply Current: 37.7 mA
 Power-Down Current: 0.65 mA

APPLICATIONS

- 5-V Data Acquisition Systems High Linearity ADC Amplifiers
- Wireless Communication
- Medical Imaging
- Test and Measurement



DESCRIPTION

The THS4509 is a wideband, fully-differential op amp designed for 5-V data acquisition systems. It has a low noise at 1.9 nV/ $\sqrt{\text{Hz}}$, and low harmonic distortion of -75 dBc HD₂ and -80 dBc HD₃ at 100 MHz with 2 V_{PP}, G = 10 dB, and 1 k Ω load. Slew rate is high at 6600 V/ μ s, and with settling time of 2 ns to 1% (2-V step), it is ideal for pulsed applications. It is designed for a minimum gain of 6 dB, but is optimized for gains of 10 dB.

To allow for dc coupling to analog-to-digital converters (ADCs), its unique output common-mode control circuit maintains the output common-mode voltage within 3-mV offset (typ) from the set voltage, when set within 0.5-V of midsupply, with less than 4-mV differential offset voltage. The common-mode set point is set to midsupply by internal circuitry, which may be overdriven from an external source.

The input and output are optimized for best performance with the common-mode voltages set to midsupply. Along with high performance at low power-supply voltage, this design makes it ideal for high-performance, single-supply 5-V data acquisition systems. The combined performance of the THS4509 in a gain of 10 dB driving the ADS5500 ADC, sampling at 125 MSPS, is 81-dBc SFDR and 69.1-dBc SNR with a -1 dBFS signal at 70 MHz.

The THS4509 is offered in a quad, leadless QFN-16 package (RGT), and is characterized for operation over the full industrial temperature range from -40°C to +85°C.

RELATED PRODUCTS

DEVICE	MIN. GAIN	COMMON-MODE RANGE OF INPUT ⁽¹⁾
THS4508	6 dB	-0.3 V to 2.3 V
THS4509	6 dB	1.1 V to 3.9 V
THS4511	0 dB	-0.3 V to 2.3 V
THS4513	0 dB	1.1 V to 3.9 V

1. Assumes a 5-V single-ended power supply.

 \triangle

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGING/ORDERING INFORMATION(1)

	PACKAGED DEVICES		
TEMPERATURE	QUAD QFN ^{(2) (3)} (RGT-16)	SYMBOL	
40°C to 195°C	THS4509RGTT		
-40°C to +85°C	THS4509RGTR	_	

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) This package is available taped and reeled. The R suffix standard quantity is 3000. The T suffix standard quantity is 250.
- (3) The exposed thermal pad is electrically isolated from all other pins.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

			UNIT
V _S - to V _{S+}	Supply voltage		6 V
VI	Input voltage		±V _S
V _{ID}	Differential input voltage		4 V
Io	Output current ⁽²⁾		200 mA
	Continuous power	dissipation	See Dissipation Rating Table
TJ	Maximum junction	temperature	+150°C
T _A	Operating free-air	temperature range	-40°C to +85°C
T _{stg}	Storage temperatu	ure range	−65°C to +150°C
		НВМ	2000 V
	ESD ratings	CDM	1500 V
		MM	100 V

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
- (2) The THS4509 incorporates a (QFN) exposed thermal pad on the underside of the chip. This pad acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical briefs SLMA002 and SLMA004 for more information about using the QFN thermally-enhanced package.


DISSIPATION RATINGS TABLE

			POWER RATING		
PACKAGE	θ _{JC}	θ_{JA}	$T_A \le +25^{\circ}C$ $T_A = +85^{\circ}C$		
RGT (16)	2.4°C/W	39.5°C/W	2.3 W	225 mW	

Product Folder Link(s): THS4509



DEVICE INFORMATION



TERMINAL FUNCTIONS

TERMINAL (RGT PACKAGE)		DESCRIPTION		
NO.	NAME			
1	NC	No internal connection		
2	V_{IN-}	Inverting amplifier input		
3	V _{OUT+}	Noninverting amplifier output		
4, 9	СМ	Common-mode voltage input		
5-8	V_{S+}	Positive amplifier power-supply input		
10	V_{OUT-}	Inverted amplifier output		
11	V_{IN+}	Noninverting amplifier input		
12	PD	Power-down; \overline{PD} = logic low puts part into low power mode, \overline{PD} = logic high or open for normal operation		
13-16	V _{S-}	Negative amplifier power-supply input		



ELECTRICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 5 \text{ V}$

Test conditions are at V_{S+} = +2.5 V, V_{S-} = -2.5 V, G = 10 dB, CM = open, V_O = 2 V_{PP} , R_F = 349 Ω , R_L = 200- Ω differential, T_A = +25°C, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

			THS4509				TEST
PARAMETER	TEST COM	NDITIONS	MIN	TYP	MAX	UNIT	LEVEL ⁽¹⁾
AC PERFORMANCE					I		
	$G = 6 \text{ dB}, V_O = 100 \text{ mV}_{PP}$			2.0		GHz	
	$G = 10 \text{ dB}, V_O = 100 \text{ mV}_B$	$G = 10 \text{ dB}, V_O = 100 \text{ mV}_{PP}$		1.9		GHz	1
Small-signal bandwidth	$G = 14 \text{ dB}, V_O = 100 \text{ mV}_F$	$G = 14 \text{ dB}, V_O = 100 \text{ mV}_{PP}$		600		MHz	1
	$G = 20 \text{ dB}, V_O = 100 \text{ mV}_F$	PP		275		MHz	1
Gain-bandwidth product	G = 20 dB			3		GHz	1
Bandwidth for 0.1-dB flatness	$G = 10 \text{ dB}, V_O = 2 V_{PP}$			300		MHz	1
Large-signal bandwidth	$G = 10 \text{ dB}, V_O = 2 V_{PP}$			1.5		GHz	
Slew rate (differential)				6600		V/µs	Ī
Rise time				0.5			
Fall time	2-V step	2-V step					
Settling time to 1%				2		ns	
Settling time to 0.1%				10			
	f = 10 MHz			-104			Ī
2nd-order harmonic distortion	f = 50 MHz	f = 50 MHz		-80		dBc	
	f = 100 MHz			-68			С
	f = 10 MHz			-108		dBc	
3rd-order harmonic distortion	f = 50 MHz			-92			
	f = 100 MHz			-81			
2nd-order intermodulation distortion 3rd-order intermodulation distortion	200-kHz tone spacing, $R_L = 499 \ \Omega$	f _C = 70 MHz		-78			1
		f _C = 140 MHz		-64		dBc	
		f _C = 70 MHz		-95			
		f _C = 140 MHz		-78			
		f _C = 70 MHz		78		dBm	1
2nd-order output intercept point	200-kHz tone spacing	f _C = 140 MHz		58			
	R_L = 100 Ω, referenced to 50-Ω output	f _C = 70 MHz		43			
3rd-order output intercept point	10 00 11 00.00	f _C = 140 MHz		38			
	f _C = 70 MHz			12.2			1
1-dB compression point	f _C = 140 MHz			10.8		dBm	
Noise figure	50 Ω system, 10 MHz			17.1		dB	1
Input voltage noise	f > 10 MHz			1.9		nV/√ Hz	1
Input current noise	f > 10 MHz			2.2		pA/√ Hz	1
DC PERFORMANCE	I						
Open-loop voltage gain (A _{OL})				68		dB	С
	T _A = +25°C			1	4	mV	
Input offset voltage	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			1	5	mV	A
Average offset voltage drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			2.6		μV/°C	В
	T _A = +25°C			8	15.5		
Input bias current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			8	18.5	— uA	Α
Average bias current drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			20		nA/°C	В
*	T _A = +25°C			1.6	3.6		_
Input offset current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			1.6	7	μA	Α
Average offset current drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			4		nA/°C	В

⁽¹⁾ Test levels: (A) 100% tested at +25°C. Over-temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.



Test conditions are at V_{S+} = +2.5 V, V_{S-} = -2.5 V, G = 10 dB, CM = open, V_{O} = 2 V_{PP} , R_{F} = 349 Ω , R_{L} = 200- Ω differential, T_{A} = +25°C, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

				THS4509			TEST
PARAMETER	TEST COM	NDITIONS	MIN	TYP	MAX	UNIT	LEVEL ⁽¹⁾
INPUT							
Common-mode input range high				1.4		V	
Common-mode input range low				-1.4		V	В
Common-mode rejection ratio				90		dB	Ī
Differential input impedance				1.3 1.8		MΩ pF	С
Common-mode input impedance				1.0 2.3		MΩ pF	С
ОUТРUТ							
Marrian and a state of the sea black		T _A = +25°C	1.2	1.4		M	
Maximum output voltage high	Each output with 100 Ω	$T_A = -40$ °C to +85°C	1.1	1.4		V	
NA:	to midsupply	T _A = +25°C		-1.4	-1.2	M	Α
Minimum output voltage low		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		-1.4	-1.1	V	
Differential output voltage swing			4.8	5.6		V	
	$T_A = -40$ °C to +85°C		4.4				
Differential output current drive	R _L = 10 Ω			96		mA	
Output balance error	V _O = 100 mV, f = 1 MHz			-49		dB	С
Closed-loop output impedance	f = 1 MHz			0.3		Ω	
OUTPUT COMMON-MODE VOLTAG	E CONTROL			J.			
Small-signal bandwidth				700		MHz	
Slew rate				110		V/µs	1
Gain				1		V/V	Ī
Output common-mode offset from CM input	1.25 V < CM < 3.5 V	1.25 V < CM < 3.5 V		5		mV	С
CM input bias current	1.25 V < CM < 3.5 V			±40		μA	Ī
CM input voltage range				-1.5 to 1.5		V	
CM input impedance				23 1		kΩ pF	
CM default voltage				0		V	
POWER SUPPLY		-	'	<u> </u>			•
Specified operating voltage			3	5	5.25	V	С
	T _A = +25°C			37.7	40.9		
Maximum quiescent current	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			37.7	41.9	mA	
	T _A = +25°C		34.5	37.7			A
Minimum quiescent current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		33.5	37.7		mA	
Power-supply rejection (±PSRR)				90		dB	С
POWER-DOWN	Referenced to V _S _			1			
Enable voltage threshold	Assured on above 2.1 V -	+ V _S _		> 2.1 + V _{S-}		V	
Disable voltage threshold	Assured off below 0.7 V +	· V _S _		< 0.7 + V _{S-}		V	С
6	T _A = +25°C			0.65	0.9		
Power-down quiescent current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			0.65	1	mA	Α
Input bias current	PD = V _S _			100		μA	
Input impedance				50 2		kΩ pF	1
Turn-on time delay	Measured to output on			55		ns	С
Turn-off time delay	Measured to output off			10		μs	1

Copyright © 2005–2009, Texas Instruments Incorporated



ELECTRICAL CHARACTERISTICS: V_{S+} - V_{S-} = 3 V

Test conditions at $V_{S+} = +1.5$ V, $V_{S-} = -1.5$ V, G = 10 dB, CM = open, $V_{O} = 1$ V_{PP} , $R_{F} = 349$ Ω , $R_{L} = 200$ - Ω differential, $T_{A} = +25$ °C, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

	TEST CONDITIONS MIN		THS4509			TEST	
PARAMETER			MIN	TYP	MAX	UNIT	LEVEL ⁽¹⁾
AC PERFORMANCE							
	$G = 6 \text{ dB}, V_O = 100 \text{ mV}_{PP}$			1.9		GHz	
Consultations at he are desirable	G = 10 dB, V _O = 100 mV	PP		1.6		GHz	
Small-signal bandwidth	G = 14 dB, V _O = 100 mV	PP		625		MHz	
	$G = 20 \text{ dB}, V_O = 100 \text{ mV}$	PP		260		MHz	
Gain-bandwidth product	G = 20 dB			3		GHz	
Bandwidth for 0.1-dB flatness	$G = 10 \text{ dB}, V_O = 1 V_{PP}$	$G = 10 \text{ dB}, V_O = 1 V_{PP}$				MHz	
Large-signal bandwidth	$G = 10 \text{ dB}, V_O = 1 V_{PP}$			1.5		GHz	
Slew rate (differential)				3500		V/µs	
Rise time				0.25			
Fall time	2-V step			0.25			
Settling time to 1%			1		ns		
Settling time to 0.1%				10			
	f = 10 MHz			-107			†
2nd-order harmonic distortion	f = 50 MHz			-83		dBc	
	f = 100 MHz			-60			С
	f = 10 MHz			-87			
3rd-order harmonic distortion	f = 50 MHz			-65		dBc	
	f = 100 MHz			-54			
0	200-kHz tone spacing, $R_L = 499 \Omega$	f _C = 70 MHz		-77		dBc	
2nd-order intermodulation distortion		f _C = 140 MHz		-54			
Ord order intermedulation distortion		f _C = 70 MHz		-77			
3rd-order intermodulation distortion		f _C = 140 MHz		-62			
and order output intercent point		f _C = 70 MHz		72		dBm	
2nd-order output intercept point	200-kHz tone spacing	f _C = 140 MHz		52			
Ord order cutout intercent point	R _L = 100 Ω	f _C = 70 MHz		38.5			
3rd-order output intercept point		f _C = 140 MHz		30			
1 dD compression point	f _C = 70 MHz			2.2		dD.m	
1-dB compression point	f _C = 140 MHz			0.25		dBm	
Noise figure	50 Ω system, 10 MHz			17.1		dB	
Input voltage noise	f > 10 MHz			1.9		nV/√Hz	
Input current noise	f > 10 MHz			2.2		pA/√ Hz	
DC PERFORMANCE				·			
Open-loop voltage gain (A _{OL})				68		dB	
Input offset voltage	T _A = +25°C			1		mV	
Average offset voltage drift	$T_A = -40$ °C to +85°C			2.6		μV/°C	
Input bias current	T _A = +25°C			6		μΑ	С
Average bias current drift	$T_A = -40$ °C to +85°C			20		nA/°C	
Input offset current	T _A = +25°C			1.6		μΑ	
Average offset current drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			4		nA/°C	

⁽¹⁾ Test levels: (A) 100% tested at +25°C. Over-temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

www.ti.com



ELECTRICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 3 \text{ V (continued)}$

Test conditions at $V_{S+} = +1.5$ V, $V_{S-} = -1.5$ V, G = 10 dB, CM = open, $V_{O} = 1$ V_{PP} , $R_{F} = 349$ Ω , $R_{L} = 200$ - Ω differential, $T_{A} = +25$ °C, single-ended input, differential output, and input and output referenced to midsupply, unless otherwise noted.

		TEST CONDITIONS MIN		THS4509			TEST	
PARAMETER	TEST COM			TYP	MAX	UNIT	LEVEL ⁽¹⁾	
INPUT							I.	
Common-mode input range high				0.4				
Common-mode input range low				-0.4		V	В	
Common-mode rejection ratio				80		dB	†	
Differential input impedance				1.3 1.8		MΩ pF	С	
Common-mode input impedance				1.0 2.3		MΩ pF	С	
OUTPUT				1				
Maximum output voltage high	Each output with 100 Ω	T _A = +25°C		0.45		V		
Minimum output voltage low	to midsupply	T _A = +25°C		-0.45		V	İ	
Differential output voltage swing		1		1.8		V		
Differential output current drive	R _L = 10 Ω			50		mA	С	
Output balance error	V _O = 100 mV, f = 1 MHz			-49		dB		
Closed-loop output impedance	f = 1 MHz			0.3		Ω		
OUTPUT COMMON-MODE VOLTAG	E CONTROL			1	<u> </u>			
Small-signal bandwidth				570		MHz		
Slew rate				60		V/µs	V/µs V/V	
Gain				1		V/V		
Output common-mode offset from CM input	1.25 V < CM < 3.5 V			4		mV	С	
CM input bias current	1.25 V < CM < 3.5 V			±40		μA		
CM input voltage range				-1.5 to 1.5		V		
CM input impedance				20 1		kΩ pF		
CM default voltage				0		V	İ	
POWER SUPPLY								
Specified operating voltage				3		V	С	
Quiescent current	T _A = +25°C			34.8		mA	Α	
Power-supply rejection (±PSRR)				70		dB	С	
POWER-DOWN	Referenced to V _S -			1				
Enable voltage threshold	Assured on above 2.1 V -	+ V _{S-}		> 2.1 + V _{S-}		V		
Disable voltage threshold	Assured off below 0.7 V +	+ V _{S-}		< 0.7 + V _{S-}		٧	1	
Power-down quiescent current				0.46		mA		
Input bias current	PD = V _{S-}			65		μA	С	
Input impedance				50 2		kΩ pF		
Turn-on time delay	Measured to output on			100		ns	1	
Turn-off time delay	Measured to output off			10		μs		

Product Folder Link(s): THS4509



TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 5 \text{ V}$

Small-Signal Frequency Res	ponse		Figure 1
Large-Signal Frequency Res	sponse		Figure 2
	HD_2 , $G = 6 dB$, $V_{OD} = 2 V_{PP}$	vs Frequency	Figure 3
	HD_3 , $G = 6$ dB, $V_{OD} = 2$ V_{PP}	vs Frequency	Figure 4
	HD_2 , $G = 10$ dB, $V_{OD} = 2$ V_{PP}	vs Frequency	Figure 5
	HD_3 , $G = 10$ dB, $V_{OD} = 2$ V_{PP}	vs Frequency	Figure 6
Harmonic	HD_2 , $G = 14$ dB, $V_{OD} = 2$ V_{PP}	vs Frequency	Figure 7
Distortion	HD_3 , $G = 14$ dB, $V_{OD} = 2$ V_{PP}	vs Frequency	Figure 8
	HD ₂ , G = 10 dB	vs Output Voltage	Figure 9
	HD_3 , $G = 10 dB$	vs Output Voltage	Figure 10
	HD_2 , $G = 10 dB$	vs Common-Mode Input Voltage	Figure 11
	HD ₃ , G = 10 dB	vs Common-Mode Input Voltage	Figure 12
	IMD_2 , G = 6 dB, V_{OD} = 2 V_{PP}	vs Frequency	Figure 13
	IMD_3 , $G = 6 dB$, $V_{OD} = 2 V_{PP}$	vs Frequency	Figure 14
Intermodulation	IMD_2 , G = 10 dB, V_{OD} = 2 V_{PP}	vs Frequency	Figure 15
Distortion	IMD_3 , G = 10 dB, V_{OD} = 2 V_{PP}	vs Frequency	Figure 16
	IMD_2 , G = 14 dB, V_{OD} = 2 V_{PP}	vs Frequency	Figure 17
	IMD_3 , G = 14 dB, V_{OD} = 2 V_{PP}	vs Frequency	Figure 18
Output Intercent Daint	OIP ₂	vs Frequency	Figure 19
Output Intercept Point	OIP ₃	vs Frequency	Figure 20
0.1-dB Flatness			Figure 21
S-Parameters		vs Frequency	Figure 22
Transition Rate		vs Output Voltage	Figure 23
Transient Response			Figure 24
Settling Time			Figure 25
Rejection Ratio		vs Frequency	Figure 26
Output Impedance		vs Frequency	Figure 27
Overdrive Recovery			Figure 28
Output Voltage Swing		vs Load Resistance	Figure 29
Turn-Off Time			Figure 30
Turn-On Time			Figure 31
Input Offset Voltage		vs Input Common-Mode Voltage	Figure 32
Open-Loop Gain		vs Frequency	Figure 33
Input-Referred Noise		vs Frequency	Figure 34
Noise Figure		vs Frequency	Figure 35
Quiescent Current		vs Supply Voltage	Figure 36
Power-Supply Current		vs Supply Voltage in Power-Down Mode	Figure 37
Output Balance Error		vs Frequency	Figure 38
CM Input Impedance		vs Frequency	Figure 39
CM Small-Signal Frequency	Response		Figure 40
CM Input Bias Current		vs CM Input Voltage	Figure 41
Differential Output Offset Vo	ltage	vs CM Input Voltage	Figure 42
Output Common-Mode Offse	et	vs CM Input Voltage	Figure 43



TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 5 \text{ V}$

Test conditions at V_{S+} = +2.5 V, V_{S-} = -2.5 V, CM = open, V_{O} = 2 V_{PP} , R_{F} = 349 Ω , R_{L} = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.

SMALL-SIGNAL FREQUENCY RESPONSE




Figure 1.

HD₂ vs FREQUENCY




Figure 3.

HD₂ vs FREQUENCY




Figure 5.

LARGE-SIGNAL FREQUENCY RESPONSE




Figure 2.

HD₃ vs FREQUENCY




Figure 4.

HD₃ vs FREQUENCY




Figure 6.

1000



Test conditions at V_{S+} = +2.5 V, V_{S-} = -2.5V, CM = open, V_{O} = 2 V_{PP} , R_{F} = 349 Ω , R_{L} = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.




Figure 7.




Figure 9.






Figure 11.





rigule iv.




Figure 12.



Test conditions at V_{S+} = +2.5 V, V_{S-} = -2.5V, CM = open, V_{O} = 2 V_{PP} , R_{F} = 349 Ω , R_{L} = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.




Figure 13.





Figure 15.

f - Frequency - MHz








Figure 14.

IMD₃ vs FREQUENCY




Figure 16.

IMD₃ vs FREQUENCY




Figure 18.



Test conditions at V_{S+} = +2.5 V, V_{S-} = -2.5V, CM = open, V_{O} = 2 V_{PP} , R_{F} = 349 Ω , R_{L} = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.




Figure 19.




Figure 20.




Figure 21.





Figure 22.






Figure 24.



Test conditions at V_{S+} = +2.5 V, V_{S-} = -2.5V, CM = open, V_{O} = 2 V_{PP} , R_{F} = 349 Ω , R_{L} = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.




Figure 25.




Figure 26.




Figure 27.




Figure 28.






Figure 29.




Figure 30.



Test conditions at V_{S+} = +2.5 V, V_{S-} = -2.5V, CM = open, V_{O} = 2 V_{PP} , R_{F} = 349 Ω , R_{L} = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.




Figure 31.




Figure 32.

OPEN-LOOP GAIN AND PHASE vs FREQUENCY




Figure 33.

INPUT-REFERRED NOISE vs FREQUENCY




Figure 34.

NOISE FIGURE vs FREQUENCY




Figure 35.

QUIESCENT CURRENT vs SUPPLY VOLTAGE




Figure 36.



Test conditions at V_{S+} = +2.5 V, V_{S-} = -2.5V, CM = open, V_{O} = 2 V_{PP} , R_{F} = 349 Ω , R_{L} = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.

POWER-SUPPLY CURRENT VS SUPPLY VOLTAGE IN POWER-DOWN MODE




Figure 37.

OUTPUT BALANCE ERROR vs FREQUENCY




Figure 38.

CM INPUT IMPEDANCE vs FREQUENCY




Figure 39.

CM SMALL-SIGNAL FREQUENCY RESPONSE




Figure 40.

CM INPUT BIAS CURRENT vs CM INPUT VOLTAGE




Figure 41.

DIFFERENTIAL OUTPUT OFFSET VOLTAGE vs CM INPUT VOLTAGE





Figure 42.



Test conditions at V_{S+} = +2.5 V, V_{S-} = -2.5V, CM = open, V_{O} = 2 V_{PP} , R_{F} = 349 Ω , R_{L} = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.



www.ti.com

TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 3 \text{ V}$

Small-Signal Frequency Resp	onse		Figure 44
Large-Signal Frequency Resp	onse		Figure 45
	HD_2 , $G = 6$ dB, $V_{OD} = 1$ V_{PP}	vs Frequency	Figure 46
	HD_3 , $G = 6$ dB, $V_{OD} = 1$ V_{PP}	vs Frequency	Figure 47
Harmonic	HD_2 , $G = 10 dB$, $V_{OD} = 1 V_{PP}$	vs Frequency	Figure 48
Distortion	HD_3 , $G = 10$ dB, $V_{OD} = 1$ V_{PP}	vs Frequency	Figure 49
	HD_2 , $G = 14$ dB, $V_{OD} = 1$ V_{PP}	vs Frequency	Figure 50
	HD_3 , $G = 14$ dB, $V_{OD} = 1$ V_{PP}	vs Frequency	Figure 51
	IMD_2 , G = 6 dB, V_{OD} = 1 V_{PP}	vs Frequency	Figure 52
	IMD_3 , $G = 6 dB$, $V_{OD} = 1 V_{PP}$	vs Frequency	Figure 53
Intermodulation	IMD_2 , G = 10 dB, V_{OD} = 1 V_{PP}	vs Frequency	Figure 54
Distortion	IMD_3 , G = 10 dB, V_{OD} = 1 V_{PP}	vs Frequency	Figure 55
	IMD_2 , G = 14 dB, V_{OD} = 1 V_{PP}	vs Frequency	Figure 56
	IMD_3 , G = 14 dB, V_{OD} = 1 V_{PP}	vs Frequency	Figure 57
Output Intercent Dalat	OIP ₂	vs Frequency	Figure 58
Output Intercept Point	OIP ₃	vs Frequency	Figure 59
0.1 dB Flatness			Figure 60
S-Parameters		vs Frequency	Figure 61
Transition Rate		vs Output Voltage	Figure 62
Transient Response			Figure 63
Settling Time			Figure 64
Output Voltage Swing		vs Load Resistance	Figure 65
Rejection Ratio		vs Frequency	Figure 66
Overdrive Recovery			Figure 67
Output Impedance		vs Frequency	Figure 68
Turn-Off Time			Figure 69
Turn-On Time			Figure 70
Output Balance Error		vs Frequency	Figure 71
Noise Figure		vs Frequency	Figure 72
CM Input Impedance		vs Frequency	Figure 73
Differential Output Offset Volta	age	vs CM Input Voltage	Figure 74
Output Common-Mode Offset		vs CM Input Voltage	Figure 75



TYPICAL CHARACTERISTICS: $V_{S+} - V_{S-} = 3 \text{ V}$

Test conditions at V_{S+} = +1.5 V, V_{S-} = -1.5 V, CM = open, V_{OD} = 1 V_{PP} , R_F = 349 Ω , R_L = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.

SMALL-SIGNAL FREQUENCY RESPONSE




Figure 44.

HD₂ vs FREQUENCY




Figure 46.






Figure 48.

LARGE-SIGNAL FREQUENCY RESPONSE




Figure 45.

HD₃ vs FREQUENCY




Figure 47.

HD₃ vs FREQUENCY




Figure 49.



Test conditions at V_{S+} = +1.5 V, V_{S-} = -1.5 V, CM = open, V_{OD} = 1 V_{PP} , R_F = 349 Ω , R_L = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.




Figure 50.






Figure 51.





IMD₃ vs FREQUENCY




Figure 53.






Figure 55.



Test conditions at V_{S+} = +1.5 V, V_{S-} = -1.5 V, CM = open, V_{OD} = 1 V_{PP} , R_F = 349 Ω , R_L = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.










Figure 60.

IMD₃ vs FREQUENCY




Figure 57.




Figure 59.

f - Frequency - MHz







Figure 61.



Test conditions at V_{S+} = +1.5 V, V_{S-} = -1.5 V, CM = open, V_{OD} = 1 V_{PP} , R_F = 349 Ω , R_L = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.









Figure 64.



TRANSIENT RESPONSE




Figure 63.

OUTPUT VOLTAGE SWING vs LOAD RESISTANCE




Figure 65.




Figure 67.



Test conditions at V_{S+} = +1.5 V, V_{S-} = -1.5 V, CM = open, V_{OD} = 1 V_{PP} , R_F = 349 Ω , R_L = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.




Figure 68.






Figure 69.



NOISE FIGURE vs FREQUENCY





OUTPUT BALANCE ERROR vs FREQUENCY




Figure 71.




Figure 73.



Test conditions at V_{S+} = +1.5 V, V_{S-} = -1.5 V, CM = open, V_{OD} = 1 V_{PP} , R_F = 349 Ω , R_L = 200- Ω differential, G = 10 dB, single-ended input, and input and output referenced to midrail, unless otherwise noted.

DIFFERENTIAL OUTPUT OFFSET VOLTAGE vs CM INPUT VOLTAGE




Figure 74.

OUTPUT COMMON-MODE OFFSET vs CM INPUT VOLTAGE




Figure 75.



TEST CIRCUITS

The THS4509 is tested with the following test circuits built on the evaluation module (EVM). For simplicity, power-supply decoupling is not shown—see the *Layout Recommendations* in the *Applications* section for recommendations. Depending on the test conditions, component values are changed per the following tables, or as otherwise noted. The signal generators used are ac-coupled, 50- Ω sources, and a 0.22- μ F capacitor and 49.9- Ω resistor to ground are inserted across $R_{\rm IT}$ on the alternate input to balance the circuit. A split power supply is used to ease the interface to common test equipment, but the amplifier can be operated single-supply as described in the *Applications* section with no impact on performance.

Table 1. Gain Component Values

GAIN	R _F	R _G	R _{IT}
6 dB	348 Ω	165 Ω	61.9 Ω
10 dB	348 Ω	100 Ω	69.8 Ω
14 dB	348 Ω	56.2 Ω	88.7 Ω
20 dB	348 Ω	16.5 Ω	287 Ω

Note the gain setting includes $50-\Omega$ source impedance. Components are chosen to achieve gain and $50-\Omega$ input termination.

Table 2. Load Component Values

R _L	Ro	R _{OT}	ATTEN.
100 Ω	25 Ω	Open	6 dB
200 Ω	86.6 Ω	69.8 Ω	16.8 dB
499 Ω	237 Ω	56.2 Ω	25.5 dB
1k Ω	487 Ω	52.3 Ω	31.8 dB

Note the total load includes 50- Ω termination by the test equipment. Components are chosen to achieve load and 50- Ω line termination through a 1:1 transformer.

Due to the voltage divider on the output formed by the load component values, the amplifier output is attenuated. The column *Atten* in Table 2 shows the attenuation expected from the resistor divider. When using a transformer at the output as shown in Figure 77, the signal will see slightly more loss, and these numbers will be approximate.

Frequency Response

The circuit shown in Figure 76 is used to measure the frequency response of the circuit.




Figure 76. Frequency Response Test Circuit

A network analyzer is used as the signal source and as the measurement device. The output impedance of the network analyzer is 50 $\Omega.$ R_{IT} and R_{G} are chosen to impedance match to 50 $\Omega,$ and to maintain the proper gain. To balance the amplifier, a 0.22- μF capacitor and 49.9- Ω resistor to ground are inserted across R_{IT} on the alternate input.

The output is probed using a high-impedance differential probe across the $100-\Omega$ resistor. The gain is referred to the amplifier output by adding back the 6-dB loss due to the voltage divider on the output.

Distortion and 1-dB Compression

The circuit shown in Figure 77 is used to measure harmonic distortion, intermodulation distortion, and 1-db compression point of the amplifier.




Figure 77. Distortion Test Circuit



A signal generator is used as the signal source and the output is measured with a spectrum analyzer. The output impedance of the signal generator is 50 $\Omega.$ R_{IT} and R_{G} are chosen to impedance-match to 50 $\Omega,$ and to maintain the proper gain. To balance the amplifier, a 0.22- μF capacitor and 49.9- Ω resistor to ground are inserted across R_{IT} on the alternate input.

A low-pass filter is inserted in series with the input to reduce harmonics generated at the signal source. The level of the fundamental is measured, then a high-pass filter is inserted at the output to reduce the fundamental so that it does not generate distortion in the input of the spectrum analyzer.

The transformer used in the output to convert the signal from differential to single-ended is an ADT1-1WT. It limits the frequency response of the circuit so that measurements cannot be made below approximately 1 MHz.

The 1-dB compression point is measured with a spectrum analyzer with 50- Ω double termination or 100- Ω termination; see Table 2. The input power is increased until the output is 1 dB lower than expected. The number reported in the table data is the power delivered to the spectrum analyzer input. Add 3 dB to refer to the amplifier output.

S-Parameter, Slew Rate, Transient Response, Settling Time, Output Impedance, Overdrive, Output Voltage, and Turn-On/Off Time

The circuit shown in Figure 78 is used to measure s-parameters, slew rate, transient response, settling time, output impedance, overdrive recovery, output voltage swing, and turn-on/turn-off times of the amplifier. For output impedance, the signal is injected at V_{OUT} with V_{IN} left open and the drop across the 49.9- Ω resistor is used to calculate the impedance seen looking into the amplifier output.

Because S_{21} is measured single-ended at the load with $50-\Omega$ double termination, add 12 dB to refer to the amplifier output as a differential signal.




Figure 78. S-Parameter, SR, Transient Response, Settling Time, Z₀, Overdrive Recovery, V_{OUT} Swing, and Turn-On/Off Test Circuit

CM Input

The circuit shown in Figure 79 is used to measure the frequency response and input impedance of the CM input. Frequency response is measured single-ended at $V_{\text{OUT+}}$ or $V_{\text{OUT-}}$ with the input injected at $V_{\text{IN}},\,R_{\text{CM}}=0$ $\Omega,$ and $R_{\text{CMT}}=49.9$ $\Omega.$ The input impedance is measured with $R_{\text{CM}}=49.9$ Ω with $R_{\text{CMT}}=$ open, and calculated by measuring the voltage drop across R_{CM} to determine the input current.




Figure 79. CM Input Test Circuit

CMRR and PSRR

The circuit shown in Figure 80 is used to measure the CMRR and PSRR of V_{S+} and V_{S-} . The input is switched appropriately to match the test being performed.




Figure 80. CMRR and PSRR Test Circuit



APPLICATION INFORMATION

APPLICATIONS

The following circuits show application information for the THS4509. For simplicity, power-supply decoupling capacitors are not shown in these diagrams. Please see the *THS4509 EVM* section for recommendations. For more detail on the use and operation of fully-differential op amps refer to the application report, *Fully-Differential Amplifiers* (SLOA054).

Differential Input to Differential Output Amplifier

The THS4509 is a fully-differential op amp, and can be used to amplify differential input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 81 (CM input not shown). The gain of the circuit is set by $R_{\text{\tiny F}}$ divided by $R_{\text{\tiny G}}.$




Figure 81. Differential Input to Differential Output Amplifier

Depending on the source and load, input and output termination can be accomplished by adding R_{IT} and $R_{\text{O}}.$

Single-Ended Input to Differential Output Amplifier

The THS4509 can be used to amplify and convert single-ended input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 82 (CM input not shown). The gain of the circuit is again set by $R_{\rm F}$ divided by $R_{\rm G}$.




Figure 82. Single-Ended Input to Differential Output Amplifier

Input Common-Mode Voltage Range

The input common-model voltage of a fully differential op amp is the voltage at the '+' and '-' input pins of the op amp.

It is important to not violate the input common-mode voltage range (V_{ICR}) of the op amp. Assuming the op amp is in linear operation the voltage across the input pins is only a few millivolts at most. So finding the voltage at one input pin will determine the input common-mode voltage of the op amp.

Treating the negative input as a summing node, the voltage is given by Equation 1:

$$V_{IC} = \left(V_{OUT+} \times \frac{R_G}{R_G + R_F}\right) + \left(V_{IN-} \times \frac{R_F}{R_G + R_F}\right) \tag{1}$$

To determine the V_{ICR} of the op amp, the voltage at the negative input is evaluated at the extremes of V_{OUT+} .

As the gain of the op amp increases, the input common-mode voltage becomes closer and closer to the input common-mode voltage of the source.



Setting the Output Common-Mode Voltage

The output common-mode voltage is set by the voltage at the CM pin(s). The internal common-mode control circuit maintains the output common-mode voltage within 3-mV offset (typ) from the set voltage, when set within 0.5 V of midsupply, with less than 4-mV differential offset voltage. If left unconnected, the common-mode set point is set to midsupply by internal circuitry, which may be overdriven from an external source. Figure 83 is representative of the CM input. The internal CM circuit has about 700 MHz of -3-dB bandwidth, which is required for best performance, but it is intended to be a dc bias input pin. Bypass capacitors are recommended on this pin to reduce noise at the output. The external current required to overdrive the internal resistor divider is given by Equation 2:

$$I_{EXT} = \frac{2V_{CM} - (V_{S+} - V_{S-})}{50 \text{ k}\Omega}$$
 (2)

where V_{CM} is the voltage applied to the CM pin.




Figure 83. CM Input Circuit

Single-Supply Operation (3 V to 5 V)

To facilitate testing with common lab equipment, the THS4509 EVM allows split-supply operation, and the characterization data presented in this data sheet were taken with split-supply power inputs. The device can easily be used with a single-supply power input without degrading the performance. Figure 84, Figure 85, and Figure 86 show dc and ac-coupled single-supply circuits with single-ended inputs. These configurations all allow the input and output common-mode voltage to be set to midsupply allowing for optimum performance. The information presented here can also be applied to differential input sources.

In Figure 84, the source is referenced to the same voltage as the CM pin (V_{CM}). V_{CM} is set by the internal circuit to midsupply. R_T along with the input impedance of the amplifier circuit provides input termination, which is also referenced to V_{CM} .

Note that R_S and R_T are added to the alternate input from the signal input to balance the amplifier. Alternately, one resistor can be used equal to the combined value $R_G + R_S \mid\mid R_T$ on this input. This is also true of the circuits shown in Figure 85 and Figure 86.




Figure 84. THS4509 DC-Coupled Single-Supply with Input Biased to V_{CM}

In Figure 85 the source is referenced to ground and so is the input termination resistor. R_{PU} is added to the circuit to avoid violating the V_{ICR} of the op amp. The proper value of resistor to add can be calculated from Equation 3:

$$R_{PU} = \frac{(V_{IC} - V_{S+})}{V_{CM} \left(\frac{1}{R_F}\right) - V_{IC} \left(\frac{1}{R_{IN}} + \frac{1}{R_F}\right)}$$
(3)




Figure 85. THS4509 DC-Coupled Single-Supply with R_{PU} Used to Set V_{IC}

 V_{IC} is the desired input common-mode voltage, $V_{CM} = CM$, and $R_{IN} = R_G + R_S \mid\mid R_T$. To set to midsupply, make the value of $R_{PU} = R_G + R_S \mid\mid R_T$.



Table 3 is a modification of Table 1 to add the proper values with R_{PU} assuming a $50-\Omega$ source impedance and setting the input and output common-mode voltage to midsupply.

Table 3. R_{PU} Values for Various Gains

GAIN	R_{F}	R_G	R _{IT}	R _{PU}
6 dB	348 Ω	169 Ω	64.9 Ω	200 Ω
10 dB	348 Ω	102 Ω	78.7 Ω	133 Ω
14 dB	348 Ω	61.9 Ω	115 Ω	97.6 Ω
20 dB	348 Ω	40.2 Ω	221 Ω	80.6 Ω

There are two drawbacks to this configuration. One is that it requires additional current from the power supply. Using the values shown for a gain of 10 dB requires 37 mA more current with 5-V supply, and 22 mA more current with 3-V supply.

The other drawback is that this configuration also increases the noise gain of the circuit. In the 10-dB gain case, noise gain increases by a factor of 1.5.

Figure 86 shows ac coupling to the source. Using capacitors in series with the termination resistors allows the amplifier to self-bias both input and output to midsupply.




Figure 86. THS4509 AC-Coupled Single-Supply

THS4509 and ADS5500 Combined Performance

The THS4509 is designed to be a high-performance drive amplifier for high-performance data converters like the ADS5500 14-bit 125-MSPS ADC. Figure 87 shows a circuit combining the two devices, and Figure 88 shows the combined SNR and SFDR performance versus frequency with -1-dBFS input signal level sampling at 125 MSPS. The THS4509 amplifier circuit provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5500. The 100- Ω resistors and 2.7-pF capacitor between the THS4509 outputs and ADS5500 limits the bandwidth

of the signal to 115 MHz (-3 dB). For testing, a signal generator is used for the signal source. The generator is an ac-coupled $50-\Omega$ source. A band-pass filter is inserted in series with the input to reduce harmonics and noise from the signal source. Input termination is accomplished via the 69.8-Ω resistor and 0.22-µF capacitor to ground in conjunction with the input impedance of the amplifier circuit. A 0.22-µF capacitor and 49.9-Ω resistor is inserted to ground across the 69.8-Ω resistor and 0.22-μF capacitor on the alternate input to balance the circuit. Gain is a function of the source impedance, termination, and 348- Ω feedback resistor. Refer to Table 3 for component values to set proper $50-\Omega$ termination for other common gains. A split power supply of +4 V and -1 V is used to set the input and output common-mode voltages to approximately midsupply while setting the input common-mode of the ADS5500 to the recommended +1.55 V. This configuration maintains maximum headroom on the internal transistors of the THS4509 to insure optimum performance.




Figure 87. THS4509 and ADS5500 Circuit




Figure 88. THS4509 and ADS5500 SFDR and SNR Performance versus Frequency



Figure 89 shows the two-tone FFT of the THS4509 and ADS5500 circuit with 65-MHz and 70-MHz input frequencies. The SFDR is 90 dBc.




Figure 89. THS4509 and ADS5500 2-Tone FFT with 65-MHz and 70-MHz Inputs

THS4509 and ADS5424 Combined Performance

Figure 90 shows the THS4509 driving the ADS5424 ADC, and Figure 91 shows the combined SNR and SFDR performance versus frequency with -1-dBFS input signal level and sampling at 80 MSPS.

As before, the THS4509 amplifier provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5424. Input termination and circuit testing is the same as described above for the THS4509 and ADS5500 circuit.

The $225-\Omega$ resistors and 2.7-pF capacitor between the THS4509 outputs and ADS5424 inputs (along with the input capacitance of the ADC) limit the bandwidth of the signal to about 100MHz (–3 dB).

Since the ADS5424 recommended input common-mode voltage is 2.4 V, the THS4509 is operated from a single power-supply input with $V_{S+}=5~V$ and $V_{S-}=0~V$ (ground).




Figure 90. THS4509 and ADS5424 Circuit




Figure 91. THS4509 and ADS5424 SFDR and SNR Performance vs Frequency



Layout Recommendations

It is recommended to follow the layout of the external components near the amplifier, ground plane construction, and power routing of the EVM as closely as possible. General guidelines are:

- 1. Signal routing should be direct and as short as possible into and out of the op amp circuit.
- The feedback path should be short and direct; avoid vias.
- 3. Ground or power planes should be removed from directly under the amplifier input and output pins.
- 4. An output resistor is recommended on each output, as near to the output pin as possible.
- 5. Two 10-μF and two 0.1-μF power-supply decoupling capacitors should be placed as near to the power-supply pins as possible.
- Two 0.1-µF capacitors should be placed between the CM input pins and ground. This configuration limits noise coupled into the pins. One each should be placed to ground near pin 4 and pin 9.
- It is recommended to split the ground panel on layer 2 (L2) as shown below and to use a solid ground on layer 3 (L3). A single-point connection should be used between each split section on L2 and L3.
- A single-point connection to ground on L2 is recommended for the input termination resistors R1 and R2. This configuration should be applied to the input gain resistors if termination is not used.
- 9. The THS4509 recommended PCB footprint is shown in Figure 93.

PowerPAD™ DESIGN CONSIDERATIONS

The THS4509 is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe on which the die is mounted (see Figure 92a and Figure 92b). This arrangement results in the lead frame being exposed

as a thermal pad on the underside of the package (see Figure 92c). Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

Note that the THS4509 has no electrical connection between the PowerPAD and circuitry on the die. Connecting the PowerPAD to any potential voltage between V_{S+} and V_{S-} is acceptable. It is most important that it be connected for maximum heat dissipation.

The PowerPAD package allows both assembly and thermal management in one manufacturing operation.

During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface-mount with the previously awkward mechanical methods of heatsinking.




Figure 92. Views of Thermally-Enhanced Package

www.ti.com

PowerPAD PCB LAYOUT CONSIDERATIONS

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.




Figure 93. PowerPAD PCB Etch and Via Pattern

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 93. There should be etch for the leads as well as etch for the thermal pad.
- Place five holes in the area of the thermal pad.
 The holes should be 13 mils (0.013 in, 0,33 mm) in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. They help dissipate the heat generated by the IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered, so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is

- useful for slowing the heat transfer during soldering operations. This resistance makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the IC PowerPAD package should make the connection to the internal ground plane, with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This configuration prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This process results in a part that is properly installed.

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class AB), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, $\theta_{\rm JA}$ decreases and the heat dissipation capability increases. For a single package, the sum of the RMS output currents and voltages should be used to choose the proper package.



www.ti.com

THS4509 EVM

Figure 94 is the THS4509 EVAL1 EVM schematic; layers 1 through 4 of the PCB are shown Figure 95, and Table 4 is the bill of materials for the EVM as supplied from TI.




Figure 94. THS4509 EVAL1 EVM Schematic




Figure 95. THS4509 EVAL1 EVM Layer 1 through Layer 4



Table 4. THS4509 EVAL1 EVM Bill of Materials

		SMD	REFERENCE	РСВ	MANUFACTURER
ITEM	DESCRIPTION	SIZE	DESIGNATOR	QTY	PART NUMBER
1	CAP, 10.0 µF, Ceramic, X5R, 6.3 V	0805	C3-C6	4	(AVX) 08056D106KAT2A
2	CAP, 0.1 µF, Ceramic, X5R, 10 V	0402	C9-C14	6	(AVX) 0402ZD104KAT2A
3	CAP, 0.22 µF, Ceramic, X5R, 6.3 V	0402	C15	1	(AVX) 04026D224KAT2A
4	OPEN	0402	C1, C2, C7, C8	4	
5	OPEN	0402	R9, R10	2	
6	Resistor, 49.9 Ω, 1/16 W, 1%	0402	R12	1	(KOA) RK73H1ETTP49R9F
8	Resistor, 69.8 Ω, 1/16 W, 1%	0402	R1, R2, R11	3	(KOA) RK73H1ETTP69R8F
9	Resistor, 86.6 Ω, 1/16 W, 1%	0402	R7, R8	2	(KOA) RK73H1ETTP86R6F
10	Resistor, 100 Ω, 1/16 W, 1%	0402	R3, R4	2	(KOA) RK73H1ETTP1000F
11	Resistor, 348 Ω, 1/16 W, 1%	0402	R5, R6	2	(KOA) RK73H1ETTP3480F
12	Transformer, RF		T1	1	(MINI-CIRCUITS) ADT1-1WT
13	Jack, banana receptance, 0.25" diameter hole		J4, J5, J6	3	(HH SMITH) 101
14	OPEN		J1, J7, J8	3	
15	Connector, edge, SMA PCB Jack		J2, J3	2	(JOHNSON) 142-0701-801
16	Test point, Red		TP1, TP2, TP3	3	(KEYSTONE) 5000
17	IC, THS4509		U1	1	(TI) THS4509RGT
18	Standoff, 4-40 HEX, 0.625" length			4	(KEYSTONE) 1808
19	SCREW, PHILLIPS, 4-40, 0.250"			4	SHR-0440-016-SN
20	Printed circuit board			1	(TI) EDGE# 6468901

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input and output voltage ranges as specified in the table provided below.

INPUT RANGE, V _{S+} TO V _{S-}	3.0 V TO 6.0 V
Input Range, V _I	3.0 V to 6.0 V NOT TO EXCEED V_{S+} or V_{S-}
Output Range, V _O	3.0 V to 6.0 V NOT TO EXCEED V _{S+} or V _{S-}

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the product data sheet or EVM user's guide (if user's guide is available) prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than +30°C. The EVM is designed to operate properly with certain components above +50°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the material provided. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision G (May 2008) to Revision H	Page
•	Changed title of <i>Typical Characteristics</i> : $V_{S+} - V_{S-} = 5 \text{ V}$	8
•	Deleted conditions from <i>Typical Characteristics</i> : $V_{S+} - V_{S-} = 5$ V table of graphs	8
•	Changed title of <i>Typical Characteristics</i> : $V_{S+} - V_{S-} = 3 V$	17
•	Deleted conditions from <i>Typical Characteristics</i> : $V_{S+} - V_{S-} = 3 \text{ V}$ table of graphs	17
•	Added y-axis to Figure 88	28
•	Added y-axis to Figure 91	29
•	Changed item 10 in Layout Recommendations section	30
•	Added the PowerPAD Design Considerations section	30
•	Added the PowerPAD PCB Layout Considerations section	31
•	Moved Figure 93 and associated paragraph to PowerPAD PCB Layout Considerations section	31
CI	hanges from Revision F (October 2007) to Revision G	Page
•	Updated document format	1
•	Changed common-mode range column for THS4509 and THS4513 rows in RELATED PRODUCTS table	1
•	Added footnote 1 to Absolute Maximum Ratings table	2
•	Added V (volts) to unit column of ESD ratings rows in Absolute Maximum Ratings table	2
•	Changed $V_{S+} - V_{S-} = 5$ V <i>Input</i> specifications from 1.75 V typ (common-mode input range high) to 1.4 V typ; -1.75 V (common-mode input range low) to -1.4 V; 1.35 M Ω 1.77 pF (differential input impedance) to 1.3 M Ω 1.8 pF; 1.02 M Ω 2.26 pF (common-mode input impedance) to 1.0 M Ω 2.3 pF	4
•	Changed $V_{S+} - V_{S-} = 3$ V <i>Input</i> specifications from 0.75 V typ (common-mode input range high) to 0.4 V typ; -0.75 V (common-mode input range low) to -0.4 V; 1.35 M Ω 1.77 pF (differential input impedance) to 1.3 M Ω 1.8 pF; 1.02 M Ω 2.26 pF (common-mode input impedance) to 1.0 M Ω 2.3 pF	6





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
THS4509RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4509	Samples
THS4509RGTRG4	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4509	Samples
THS4509RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4509	Samples
THS4509RGTTG4	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4509	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.





11-Apr-2013

OTHER QUALIFIED VERSIONS OF THS4509:

Automotive: THS4509-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

7 III difficiono di o fiornifici												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS4509RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
THS4509RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS4509RGTR	QFN	RGT	16	3000	367.0	367.0	35.0
THS4509RGTT	QFN	RGT	16	250	210.0	185.0	35.0

RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- This drawing is subject to change without notice.
- Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206349-2/U 09/13

NOTE: All linear dimensions are in millimeters



RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>