


EPC1005 – Enhancement Mode Power Transistor

 $V_{DS}, 60\text{ V}$
 $R_{DS(ON)}, 7\text{ m}\Omega$
 $I_D, 25\text{ A}$


Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(ON)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings

V_{DS}	Drain-to-Source Voltage	60	V
I_D	Continuous ($T_A = 25^\circ\text{C}$, $\theta_{JA} = 20$)	25	A
	Pulsed (25°C , $T_{puls} = 300\text{ }\mu\text{s}$)	100	
V_{GS}	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-5	
T_J	Operating Temperature	-40 to 125	$^\circ\text{C}$
T_{STG}	Storage Temperature	-40 to 150	



EPC Power Transistors are supplied only in passivated die form with solder bumps

Applications

- High Speed DC-DC conversion
- Class D Audio
- Hard Switched and High Frequency Circuits

Benefits

- Ultra High Efficiency
- Ultra Low $R_{DS(on)}$
- Ultra low Q_G
- Ultra small footprint

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Characteristics (T _J = 25°C unless otherwise stated)						
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = 300 μA	60			V
I _{DSS}	Drain Source Leakage	V _{DS} = 48 V, V _{GS} = 0 V		50	250	μA
I _{GSS}	Gate-Source Forward Leakage	V _{GS} = 5 V		1	5	mA
	Gate-Source Reverse Leakage	V _{GS} = -5 V		0.2	1	
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 5 mA	0.7	1.4	2.5	V
R _{DS(ON)}	Drain-Source On Resistance	V _{GS} = 5 V, I _D = 25 A		5.6	7	mΩ
Dynamic Characteristics (T _J = 25°C unless otherwise stated)						
C _{ISS}	Input Capacitance	V _{DS} = 30 V, V _{GS} = 0 V		790		pF
C _{OSS}	Output Capacitance			480		
C _{RSS}	Reverse Transfer Capacitance			43		
Q _G	Total Gate Charge (V _{GS} = 5 V)	V _{DS} = 30 V, I _D = 25 A		10		nC
Q _{GD}	Gate to Drain Charge			2.5		
Q _{GS}	Gate to Source Charge			3		
Q _{OSS}	Output Charge			23		
Q _{RR}	Source-Drain Recovery Charge			0		
Source-Drain Characteristics (T _J = 25°C unless otherwise stated)						
V _{SD}	Source-Drain Forward Voltage	I _S = 0.5 A, V _{GS} = 0 V, T = 25°C		1.8		V
		I _k = 0.5 A, V _{GS} = 0 V, T = 125°C		1.75		

Figure 1: Typical Output Characteristics




Figure 2: Transfer Characteristics




Figure 3: $R_{DS(ON)}$ vs V_G for Various CurrentFigure 4: $R_{DS(ON)}$ vs V_G for Various Temperature

Figure 5: Capacitance




Figure 6: Gate Charge




Figure 7: Reverse Drain-Source Characteristics




Figure 8: Normalized On Resistance Vs Temperature




Figure 9: Normalized Threshold Voltage






Figure 10: Gate Current



TAPE AND REEL CONFIGURATION


4mm pitch, 12mm wide tape on 7" reel



Note: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole

DIE MARKINGS


Die orientation dot

Gate Pad bump is
under this corner

Part Number	Laser Markings		
	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3
EPC1005	1005	YYYY	ZZZZ



DIE OUTLINE

Bottom View



DIM	MICROMETERS		
	MIN	Nominal	MAX
A	4075	4105	4135
B	1602	1632	1662
C	1379	1382	1385
D	577	580	583
E	235	250	265
F	248	250	252
G	400	400	400

Side View

RECOMMENDED
LAND PATTERN(measurements in μm)

Pad no. 1 is Gate;

Pads no. 3, 5, 7, 9, 11 are Drain;

Pads no. 4, 6, 8, 10 are Source;

Pad no. 2 is source and is recommended
to pin out as a source sense.