

# PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI ICs (TV)

## M65675FP/M65676FP

DIGITAL NTSC/PAL ENCODER

### DESCRIPTION

The M65675FP/M65676FP is a NTSC/PAL encoder LSI that converts CCIR 601 or CCIR 656 (SMPTE125M) format digital video signals into analog component and composite video signals in accordance with either NTSC or B/G-PAL standards.

The 10-bit digital luma (Y) and analog chroma (U/V) signals are available in Y/U/V output mode.

In addition it performs the closed caption capability (TV line 21/NTSC), CGMS<sup>\*1</sup> encoding (TV line 20/NTSC), WSS<sup>\*2</sup> encoding (TV line 23/PAL), Macrovision copy protection<sup>\*3</sup> function (Rev. 7.01) and on-screen display. The OSD function can be directly accessed by the OSD microprocessor via built-in interface.

### FEATURES

- NTSC and B/G-PAL Outputs
- Component Y/C (S-Video), Composite (CVBS) or Y<sup>4</sup>/U/V Outputs
- Supporting CCIR601, CCIR656 (SMPTE125M) Format Data
- Processing Y/Cb/Cr and Y/U/V Pixel Data
- 27MHz Clock Frequency (Two-times Oversampling)
- Macrovision Copy Protection<sup>\*3</sup> Processing (Revision 7.01)
- Close Captioning Supporting (line 21/NTSC) (ODD Parity Operation)
- V-Code Supporting (line 21/NTSC) (ODD Parity Operation)
- CGMS<sup>\*1</sup> Data Insertion (line 20/NTSC) (CRCC Error Correction Code Operation)
- WSS<sup>\*2</sup> Supporting (line 23/PAL)
- OSD Insertion Interface and 3×8×4-bit Color Look-up Table

- Controllable Picture Processing Functions  
Color, TINT and Brightness
- Built-in Analog Functions  
Y/C Mixing  
Two 10-bit DACs  
Three 6-dB Amplifiers
- Built-in 27 MHz System Clock Generator
- Single 3.3V Supply
- 64-pin PQFP Package

### Note

\*1: Copy Generation Management System-A (IEC1880)

\*2: Wide Screen Signaling (ETS300 294)

\*3: This applies to M65675FP only.

This device is protected by U.S. patent number 4631603, 4577216 and 4819098 and other intellectual property rights.


The use of Macrovision's copy protection technology in the device must be authorized by Macrovision and is intend for home and other limited pay-par-view use only, unless otherwise authorized in writing by Macrovision. Reverse engineering or disassembly is prohibited.

\*4: Y output is 10bit digital signal.

### APPLICATION

DVD Players, Digital Satellite & Cable System (Set Top Boxes/IRDs), Video CD, Multimedia Terminals, Video Games, Digital VCR & Camcoder etc.

### PIN CONFIGURATION (TOP VIEW)



Outline 64P6N-A

NC : NO CONNECTION


## PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

## M65675FP/M65676FP

## DIGITAL NTSC/PAL ENCODER

## BLOCK DIAGRAM



# PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

## M65675FP/M65676FP

### DIGITAL NTSC/PAL ENCODER

#### ABSOLUTE MAXIMUM RATINGS

| Symbol           | Parameter              | Limits |      |                      | Unit |
|------------------|------------------------|--------|------|----------------------|------|
|                  |                        | Min.   | Typ. | Max.                 |      |
| V <sub>DD</sub>  | DC supply voltage      | -0.3   |      | 4.5                  | V    |
| V <sub>I</sub>   | Digital input voltage  | -0.3   |      | V <sub>DD</sub> +0.3 | V    |
| V <sub>O</sub>   | Digital output voltage | -0.3   |      | V <sub>DD</sub> +0.3 | V    |
| T <sub>a</sub>   | Operating temperature  | -20    | +25  | +75                  | °C   |
| T <sub>stg</sub> | Storage temperature    | -40    |      | +125                 | °C   |

#### RECOMMENDED OPERATING CONDITION (T<sub>a</sub>=25°C, DV<sub>DD</sub>=AV<sub>DD</sub>=3.3V, DV<sub>SS</sub>=AV<sub>SS</sub>=0V, unless otherwise noted)

| Symbol               | Parameter                        | Test conditions  | Limits |      |      | Unit             |
|----------------------|----------------------------------|--|--------|------|------|------------------|
|                      |                                  |  | Min.   | Typ. | Max. |                  |
| Supply               |                                  |  |        |      |      |                  |
| DV <sub>DDX</sub>    | Digital supply voltage           |  | 3.0    | 3.3  | 3.6  | V                |
| AV <sub>DDX</sub>    | Analog supply voltage            |  | 3.15   | 3.3  | 3.45 | V                |
| DI <sub>DD</sub>     | Digital current consumption      |  | 0      |      | 45   | mA               |
| AI <sub>DD</sub>     | Analog current consumption       |  | 0      |      | 55   | mA               |
| Digital input        |                                  |  |        |      |      |                  |
| V <sub>IL</sub>      | Input voltage                    | DV <sub>DD</sub> =3.0V   | 0      |      | 0.8  | V                |
| V <sub>IH</sub>      |                                  | DV <sub>DD</sub> =3.6V   | 2.5    |      | 3.6  | V                |
| I <sub>IL</sub>      | Input leakage current            | DV <sub>DD</sub> =3.0V, V <sub>I</sub> =0V or V <sub>I</sub> =3.6V |        |      | ±15  | μA               |
| C <sub>I</sub>       | Input capacitance                | f=1MHz, V <sub>DD</sub> =0V  |        | 7    | 15   | pF               |
| Digital output       |                                  |  |        |      |      |                  |
| V <sub>OL</sub>      | Output voltage                   | DV <sub>DD</sub> =3.3V,  IO <1μA                                   |        |      | 0.05 | V                |
| V <sub>OH</sub>      |                                  |  | 3.25   |      |      | V                |
| C <sub>O</sub>       | Output capacitance               | f=1MHz, V <sub>DD</sub> =0V  |        | 7    | 15   | pF               |
| I <sup>2</sup> C bus |                                  |  |        |      |      |                  |
| I <sub>O</sub>       | Output current                   | DV <sub>DD</sub> =3.0V, V <sub>IL</sub> =0.4V                      | 4.0    |      |      | mA               |
| I <sub>OZ</sub>      | Output leakage current (off)     | DV <sub>DD</sub> =3.6V, V <sub>I</sub> =0V or V <sub>I</sub> =3.6V |        |      | ±15  | μA               |
| D/A converter        |                                  |  |        |      |      |                  |
| Res                  | Resolution                       |  |        | 10   |      | Bit              |
| INL                  | Integral non-linearity error     | Rref=2.2kΩ, R <sub>L</sub> =300Ω                                   |        |      | ±2.0 | LSB              |
| DNL                  | Differential non-linearity error | Rref=2.2kΩ, R <sub>L</sub> =300Ω                                   |        |      | ±1.0 | LSB              |
| V <sub>fSMAX</sub>   | Maximum output amplitude         | 000 to 3FF   | 1.5    |      |      | V <sub>P-P</sub> |
| 6-dB amplifier       |                                  |  |        |      |      |                  |
| R <sub>bias</sub>    | Bias resistor                    |  | 7.5    | 10   | 11.5 | kΩ               |
| G <sub>V_YC</sub>    | Voltage gain (Y/C)               |  | 5.50   | 6.00 | 6.50 | dB               |
| G <sub>V_CV</sub>    | Voltage gain (CVBS)              |  | 5.10   | 6.00 | 6.85 | dB               |
| DR <sub>in</sub>     | Input dynamic range              |  | 0.8    |      |      | V <sub>P-P</sub> |
| DR <sub>out</sub>    | Output dynamic range             |  | 1.6    |      |      | V <sub>P-P</sub> |

# PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

MITSUBISHI ICs (TV)

## M65675FP/M65676FP

### DIGITAL NTSC/PAL ENCODER

#### M65675FP/M65676FP System Architecture

##### Block Diagram of M65675FP/M65676FP

The M65675FP/M65676FP block diagram is shown in Fig. 3.1. The M65675FP/M65676FP consists of 4 functional blocks: a video signal processing, a synchronization control, a serial interface and an analog signal processing blocks. The video signal processing block includes an input interface, OSD interface, YCbCr to YUV converter/encoder and copy protection signal generator (This function block is M65675FP only).

A sync generator and timing pulse generator are in the synchronization control block. The serial interface block has an I<sup>2</sup>C slave register and command register. The analog signal processing block includes two 10-bit DACs, a Y/C mixing circuit and three 6-dB amplifiers.

##### General Description of Each Functional Blocks

###### ◇ Video Signal Processing Block

The Y/Cb/Cr or Y/U/V are converted into digital Y/C signals in accordance with either NTSC and B/G-PAL standards. In addition the closed caption, CGMS/WSS and copy protection signals will be inserted in that digital Y/C signals.

###### [Input Interface]

The multiplexed Y/Cb/Cr or Y/U/V pixel data are divided by the individual components, then the Cb/Cr or U/V data rate is increased from 6.75 Mbps up to 13.5Mbps.

###### [OSD Interface]

The digital video signal in the CLT (Color Look-up Table) is overlaid with OSD data according to the external instructions.

###### [Y/Cb/Cr to Y/U/V Converter]

It converts the Y/Cb/Cr into Y/U/V, and then c-sync and burst signals are inserted on the converted Y and U/V signals, respectively. However, the burst insertion is not done in the Y/U/V output mode.

###### [Encoder]

The closed caption, CGMS/WSS and copy protection signals are inserted into the Y signal and C signal is modulated into the appropriate standards. After that processing, both Y and C signals will be oversampled.

###### [Copy Protection Processing]

According to the copy protection setting, VBI pulse (AGC and backporch pulse) and Advanced Split Burst are generated in accordance with Macrovision Rev 7.01.

###### ◇ Synchronization Control Block

C-sync and several timing control signals for internal use are generated with 3 different H/V sync signals as reference. 1st reference H/V sync signal is external input, 2nd is internally generated one and 3rd is decoded one in digital blanking code (SAV, EAV etc.)

###### ◇ Serial Interface Block

The registers can be read and written according to I<sup>2</sup>C bus format. The data transport to the internal blocks is performed on the trailing edge of V-sync, except for some set-up registers.

###### ◇ Analog Signal Processing Block

The output of the 10-bit DAC is 1.2V<sub>P-P</sub> at the sampling frequency of 27.0MHz. The inputs of Yin and Cin are set up to 0.6V<sub>P-P</sub> (Typ) and the component outputs will be amplified by 6-dB up to 1.2V<sub>P-P</sub> (Typ). The analog composite signal from the mixing circuit is also amplified up to 1.2V<sub>P-P</sub> (Typ)

#### Functional Description

##### Video Signal processing

##### Input Interface

##### Input Format

The video encoder accepts 16/8-bit CCIR601 and CCIR656 format.

The specifications of these format are described as follows;

###### ◇ 16-bit CCIR601 Interface

PXCLK=13.5MHz

Y=8-bit/13.5Mbps

16-235 straight-binary-data

Cb/Cr=8-bit/13.5 Mbps (Cb=Cr=8-bit/6.75 Mbps)

16-240 128 offset-binary-data

Active video area 525/60=720-pixel×480 line/frame

(22/284 line-263/525 line)

625/50=720-pixel×576 line/frame

(23/336 line-310/623 line)

###### ◇ 8-bit CCIR601 Interface

PXCLK=27.0MHz

Cb/Y/Cr=8-bit/27.0Mbps

( Y= 8-bit/13.5Mbps  
16-235 straight-binary-data  
Cb/Cr=8-bit/13.5Mbps (Cb=Cr=8-bit/6.75Mbps)  
16-240 128 offset-binary-data )

Active video area 525/60=720-pixel×480 line/frame

(22/284 line-263/525 line)

625/50=720-pixel×576 line/frame

(23/336 line-310/623 line)

$$EAV=1-4CLK/SAV=285-288CLK$$
$$V=0.877\mp C_r/0.713$$

# PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

## M65675FP/M65676FP

### DIGITAL NTSC/PAL ENCODER

#### Burst Insertion

The burst signal, set up in the corresponding register, is inserted to Cb/Cr according to the burst timing signal.

The burst signal is derived from the following equations;

$$\text{NTSC} = \text{ABS (Burst level-128)} \times 5/5.47 \text{ (IRE)}$$

$$\text{Ex. } 40\text{IRE} = 54\text{H}$$

$$\text{PAL} = \{\text{ABS (Burst level-128)} \times 5/5.47\} \times 2 \text{ (IRE)}$$

$$\text{Ex. } 43\text{IRE} = 5\text{EH}$$

#### Video Anticopy Signal Addition [1] (VBI Amplitude/CSP)

This applies to M65675FP only.

Sync-amplitude function and Color Stripe™ control function are carried out according to the corresponding register, in accordance with Macrovision Video Anti Copy Process Rev. 7.0 dated September 6 1996.

#### Encoder

##### Closed Caption Encoding

In the NTSC (525/60) mode, 8-bit×2byte data, including parity bit, set in the register are converted into the format shown in fig. 1 and then will be inserted in the video signal according to the register data of the closed captions control specification (closed caption on/off and caption data insertion mode). After the completion of transmission, the new data are loaded in the register by setting the close caption flag to "1", then the transferred data are loaded in the register on the trailing edge of V-sync pulse by setting that flag to "0". (In case the closed caption flag is "1", the new data loading is halted and the caption data are not inserted in the video signals).




Fig. 1 CLOSED CAPTION WAVEFORM

**PRELIMINARY**


Notice: This is not a final specification.  
Some parametric limits are subject to change.

**M65675FP/M65676FP****DIGITAL NTSC/PAL ENCODER****CGMS (IEC 1880) Encoding**

In the NTSC (525/60) mode, the 20-bit data, consisting of 14-bit data including CRCC code and 6-bit error correction code generated by the input data, are converted into the video format

shown in fig. 2 and then inserted in TV line 20/283, according to the register data of CGMS control mode (CGMS on/off).


The transferred data are loaded to the register on the trailing edge of V-sync, after a write-enable (WE) was set to "1".

**Fig. 2 CGMS WAVEFORM****WSS (ETS 300 294) Encoding**

In the PAL (625/50) mode, 14-bit data, set in the register, is modulated to the signal format shown in fig. 3 and then will be inserted into TV line 23, according to the register data of WSS

control mode (WSS on/off).

The new register data are loaded on the trailing edge of V-sync, after a write-enable (WE) was set to "1".

**Fig. 3 WSS WAVEFORM**

# PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

## MITSUBISHI ICs (TV) M65675FP/M65676FP

### DIGITAL NTSC/PAL ENCODER

#### Color Subcarrier Generation

32-bit accuracy color subcarrier is generated from 27-MHz clock signal according to the register data.

The subcarrier frequencies are as follows;

M-fsc mode =  $455f_H/2$   
=  $3.579545\text{MHz} \pm 10\text{Hz}$

B-fsc\_1 mode =  $1135f_H/4$   
=  $4.43359375 \pm 5\text{Hz}$

B-fsc\_2 mode =  $1135f_H/4 + 25\text{Hz}$   
=  $4.43361875 \pm 5\text{Hz}$

Note: The above carrier frequencies are based on the input clock frequency of 27.0MHz. So, the generated subcarrier is also fluctuated according to a drift of the external clock frequency.

#### Interpolation

The 13.5MHz data of Y, U and V are processed by an average-value interpolation and then each data rate are increased up to two times that of 27.0MHz.

#### Chroma modulation

The selected subcarrier frequency, which generated 27.0MHz rate U and V signals, is modulated.

#### Video Anticopy Signal Addition [2] (Pseudo Sync/AGC/Back Porch Pulses)

This applies to M65675FP only.

The several anticopy signals (Pseudo Sync/AGC/Back Porch Pulses), in accordance with Macrovision Video anticopy processes Rev.7.01 dated Sep. 6, 1996, are inserted into the appropriate video signals according to the register data. (This applies to M65675FP only)

#### Video Anticopy Signal Generation

This applies to M65675FP only.

Several anticopy signals in accordance with Macrovision anticopy processes Rev. 7.01 dated Sep. 6, 1996 are added to Y/C output signals according to the I<sup>2</sup>C register data.

For more information about Macrovision video anticopy processes, please contact nearest MITSUBISHI Electric sales office.

The video anticopy specification is provided to only those customers of MITSUBISHI Electric Corp. who have executed a license or a non-disclosure agreement with Macrovision Corp. Sample request and sales orders require the following procedure.

In the case of the customers who have no license.

◇Contact VP sales & marketing, ACP-PPV, Macrovision Corporation.

Phone : USA (408) 743-8600

Fax : USA (408) 743-8610

◇Complete the appropriate agreement with Macrovision.

◇Then, inform to MITSUBISHI in writing that the agreement has completed.

◇Samples will then be sent to customer after MITSUBISHI's confirmation of it.

#### Sales Orders

◇ In case the customer has a Macrovision license:

The customer provides MITSUBISHI Electric Corp. with a written confirmation of the license.

Customer can then purchases M65675FP.

◇ In case the customer does not have a Macrovision license:

The customer must obtain a license or waiver from Macrovision.

The customer must provide MITSUBISHI Electric Corp. with a written confirmation of the license or waiver from Macrovision.

Customer can then purchases M65675FP.

#### Synchronization Control

##### Sync Signal Processing

The H/V sync signals are available in following 3 conditions; (1) in synchronization with external sync signal, (2) in a slave mode which refers to a digital blanking code and (3) in a master mode which refers to a internally generated sync signal, according to the register data. The timing specifications in each modes are as follows;

◇ The slave mode

H-sync input condition: 1H =  $63.555 - 1.5/+10\text{ms}$  (525/60)  
=  $64.0 - 1.5/+10\text{ms}$  (625/50)

V-sync input condition : 1V =  $262.5\text{H} \pm 10\text{H}$  (525/60)  
=  $312.5\text{H} \pm 10\text{H}$  (625/50)

Field condition : Even-1/4H < Vsync < 1/4H (Typical Vsync=0H)  
Odd 1/4H ≤ Vsync ≤ 3/4H (Typical Vsync=1/2H)

◇ The master mode

H-sync generation condition: 1H =  $63.555 \pm 0.035\text{ms}$  (525/60)  
=  $64.0 \pm 0.035\text{ms}$  (625/50)

V-sync generation condition : 1V =  $262.5\text{H} \pm 1/4\text{H}$  (525/60)  
=  $312.5\text{H} \pm 1/4\text{H}$  (625/50)

Field condition : Even-1/4H < Vsync < 1/4H (Typical Vsync=0H)  
Odd 1/4H ≤ Vsync ≤ 3/4H (Typical Vsync=1/2H)

#### Timing Signal Generation

A number of internal timing signals are generated with the trailing edge of sync signals (shown in 4.2.1) as reference. All signals can be adjusted in 13.5MHz-step up to  $\pm 1.2\text{ms}$  with respect to the reference sync signal.



# PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

## M65675FP/M65676FP

### DIGITAL NTSC/PAL ENCODER

#### Composite-sync Generation

The timing-corrected c-sync signal, for an addition to the Y signal, is generated in accordance with RS170A (NTSC) and CCIR (PAL) standards, as shown in fig. 4.




Fig. 4-1 NTSC HORIZONTAL SYNC SIGNAL (referred to EIARS170A)




Fig. 4-2 PAL HORIZONTAL SYNC SIGNAL (referred to CCIR)

#### Serial Interface

The M65675FP/M65676FP has a serial data receiver, in compliance with both typical and high speed modes, based on I<sup>2</sup>C serial bus specification. The slave-address of it also responds to two addresses of 40h and 42h. The address setting is done by following procedure;

address setting pin DVASEL (pin 3) is "L" and "H" for the address of 40h and 42h, respectively.

The serial data are stored in the data register in the serial interface block according to the appointed address after the receipt of the

data. The stored data will be loaded to the registers in each internal blocks at the timing of the first trailing edge of V-sync after the transmission flag (WE) have been set up.

#### Analog Blocks

##### D-A Converter

The M65675FP/M65676FP has two 10-bit D-A converters. A reference current of the D-A converters is supplied directly through the Yref and Cref pins. The power save mode cuts the circuit current. The maximum output amplitude is 1.2V<sub>P-P</sub>.

# PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

## M65675FP/M65676FP

### DIGITAL NTSC/PAL ENCODER

#### Y and C Mixing Circuit

The analog outputs of D-A converters are filtered and then input to the M65675FP again. The Y and C signals, whose maximum amplitude is 0.6VP-P, are combined and the resulting composite signal (CVBS) is output. The maximum amplitude of CVBS output is 1.2VP-P.

#### 6-dB Amplifier

The M65675FP has three 6-dB amplifiers. The maximum input is 0.6VP-P and the resulting maximum output will be 1.24VP-P. The maximum drivability and band width are 1mA and 6MHz, respectively.

#### Operating Description

##### Initialize


After power-on, the M65675FP/M65676FP has two different initialize sequences in the master and slave modes, respectively.

In the master mode, the internal registers are initialized responding to the reset signal. After reset, the serial registers are set to the default data and an internal control clock (13.5MHz) is generated from the system clock.

In the slave mode, the internal registers are initialized the same as in the master mode. The serial registers are set up to the default data and the system clock generates the internal control clock (13.5 MHz) in the synchronization with the trailing edge of the horizontal sync signal (H-sync), after reset. (Referring to Fig. 5)

In case the serial registers are set up to data other than the default ones, the data should be renewed according to the I<sup>2</sup>C bus format in both the master and slave modes, after reset.

#### In the master mode



#### In the slave mode




Fig. 5 GENERATION STARTING TIMING OF INTERNAL REFERENCE CLOCK

## PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

## M65675FP/M65676FP

## DIGITAL NTSC/PAL ENCODER

## Serial Register

The serial address register can be addressed by I<sup>2</sup>C bus.

The M65675FP/M65676FP has two slave addresses, 40h and 42h.

In the actual use, one of two is selected and then Pin 3 (DVASEL) is set according to the selected address data

Slave address=40h  
42h

| bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|------|------|------|------|------|------|------|------|
| 0    | 1    | 0    | 0    | 0    | 0    | 0    | R/W  |
| 0    | 1    | 0    | 0    | 0    | 0    | 1    | R/W  |

## Register Mapping and Description

| sub<br>address | Function                   |                                   | data          |               |               |               |               |               |               |               |
|----------------|----------------------------|-----------------------------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
|                |                            |                                   | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| 00             | Write control              |                                   | WE            | P-save        | UVin          | YCINV         | CbCrINV       | Color Bar     |               |               |
| 01             | Interface                  |                                   | 525/<br>625   | NTSC/<br>PAL  | YC/UV         | SCH           | offset        | Setup1        | Setup0        | CGMS<br>/WSS  |
| 02             |                            |                                   | CC1F          | CC2F          | CCI/F         | CCD1          | CCD0          | CCIR1         | CCIR0         |               |
| 03             | Sync level                 |                                   | sync7         | sync6         | sync5         | sync4         | sync3         | sync2         | sync1         | sync0         |
| 04             | Burst level                |                                   |               | burst6        | burst5        | burst4        | burst3        | burst2        | burst1        | burst0        |
| 05             | Sync delay                 |                                   |               |               |               | SD4           | SD3           | SD2           | SD1           | SD0           |
| 06             | Y delay                    |                                   |               |               |               | YD4           | YD3           | YD2           | YD1           | YD0           |
| 07             | TINT                       |                                   | TINT7         | TINT6         | TINT5         | TINT4         | TINT3         | TINT2         | TINT1         | TINT0         |
| 08             | Closed Caption (1st field) |                                   |               | CC106         | CC105         | CC104         | CC103         | CC102         | CC101         | CC100         |
| 09             |                            |                                   |               | CC116         | CC115         | CC114         | CC113         | CC112         | CC111         | CC110         |
| 0A             | Closed Caption (2nd field) |                                   |               | CC206         | CC205         | CC204         | CC203         | CC202         | CC201         | CC200         |
| 0B             |                            |                                   |               | CC216         | CC215         | CC214         | CC213         | CC212         | CC211         | CC210         |
| 0C             | CGMS/WSS                   |                                   | CG08/<br>WS07 | CG07/<br>WS06 | CG06/<br>WS05 | CG05/<br>WS04 | CG04/<br>WS03 | CG03/<br>WS02 | CG02/<br>WS01 | CG01/<br>WS00 |
| 0D             |                            |                                   |               |               | CG14/<br>WS13 | CG13/<br>WS12 | CG12/<br>WS11 | CG11/<br>WS10 | CG10/<br>WS09 | CG09/<br>WS08 |
| 0E             | OSD control                |                                   |               |               |               | CLTEN         | OSD<br>CLK    | BLD<br>mode   | BLD1          | BLD0          |
| 0F             | Color Lookup Table         |                                   | CTY13         | CTY12         | CTY11         | CTY10         | CTY03         | CTY02         | CTY01         | CTY00         |
| 10             |                            |                                   | CTB13         | CTB12         | CTB11         | CTB10         | CTB03         | CTB02         | CTB01         | CTB00         |
| 11             |                            |                                   | CTR13         | CTR12         | CTR11         | CTR10         | CTR03         | CTR02         | CTR01         | CTR00         |
| 12             |                            |                                   | CTY33         | CTY32         | CTY31         | CTY30         | CTY23         | CTY22         | CTY21         | CTY20         |
| 13             |                            |                                   | CTB33         | CTB32         | CTB31         | CTB30         | CTB23         | CTB22         | CTB21         | CTB20         |
| 14             |                            |                                   | CTR33         | CTR32         | CTR31         | CTR30         | CTR23         | CTR22         | CTR21         | CTR20         |
| 15             |                            |                                   | CTY53         | CTY52         | CTY51         | CTY50         | CTY43         | CTY42         | CTY41         | CTY40         |
| 16             |                            |                                   | CTB53         | CTB52         | CTB51         | CTB50         | CTB43         | CTB42         | CTB41         | CTB40         |
| 17             |                            |                                   | CTR53         | CTR52         | CTR51         | CTR50         | CTR43         | CTR42         | CTR41         | CTR40         |
| 18             |                            |                                   |               |               |               |               | CTY63         | CTY62         | CTY61         | CTY60         |
| 19             |                            |                                   |               |               |               |               | CTB63         | CTB62         | CTB61         | CTB60         |
| 1A             |                            |                                   |               |               |               |               | CTR63         | CTR62         | CTR61         | CTR60         |
| 1B             | *1<br>Macrovision          | Mode selection                    | N16 [0]       | N0 [6]        | N0 [5]        | N0 [4]        | N0 [3]        | N0 [2]        | N0 [1]        | N0 [0]        |
| 1C             |                            | Color Stripe<br>Definition #1     | N21 [1]       | N21 [0]       | N1 [5]        | N1 [4]        | N1 [3]        | N1 [2]        | N1 [1]        | N1 [0]        |
| 1D             |                            | Color Stripe<br>Definition #2     |               |               | N2 [5]        | N2 [4]        | N2 [3]        | N2 [2]        | N2 [1]        | N2 [0]        |
| 1E             |                            | Color Stripe<br>Definition #3     |               |               | N3 [5]        | N3 [4]        | N3 [3]        | N3 [2]        | N3 [1]        | N3 [0]        |
| 1F             |                            | Color Stripe<br>Definition #4     |               | N4 [6]        | N4 [5]        | N4 [4]        | N4 [3]        | N4 [2]        | N4 [1]        | N4 [0]        |
| 20             |                            | Color Stripe<br>Definition #5/6/7 | N7 [1]        | N7 [0]        | N6 [2]        | N6 [1]        | N6 [0]        | N5 [2]        | N5 [1]        | N5 [0]        |

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**M65675FP/M65676FP****DIGITAL NTSC/PAL ENCODER****Register Mapping and Description (cont.)**

| sub<br>address | Function          |   | data    |          |          |          |          |          |         |         |
|----------------|-------------------|---|---------|----------|----------|----------|----------|----------|---------|---------|
|                |                   |   | 7       | 6        | 5        | 4        | 3        | 2        | 1       | 0       |
| 21             | *1<br>Macrovision | Pseudo-sync<br>parameter #1                           |         |          | N8 [5]   | N8 [4]   | N8 [3]   | N8 [2]   | N8 [1]  | N8 [0]  |
| 22             |                   | Pseudo-sync<br>parameter #2                           |         |          | N9 [5]   | N9 [4]   | N9 [3]   | N9 [2]   | N9 [1]  | N9 [0]  |
| 23             |                   | Pseudo-sync<br>parameter #3                           |         |          | N10 [5]  | N10 [4]  | N10 [3]  | N10 [2]  | N10 [1] | N10 [0] |
| 24             |                   | Pseudo-sync/AGC<br>pulse line select                  | N11 [7] | N11 [6]  | N11 [5]  | N11 [4]  | N11 [3]  | N11 [2]  | N11 [1] | N11 [0] |
| 25             |                   |   |         | N11 [14] | N11 [13] | N11 [12] | N11 [11] | N11 [10] | N11 [9] | N11 [8] |
| 26             |                   | Pseudo-sync/AGC<br>pulse A/B select                   | N12 [7] | N12 [6]  | N12 [5]  | N12 [4]  | N12 [3]  | N12 [2]  | N11 [1] | N12 [0] |
| 27             |                   |   |         | N12 [14] | N12 [13] | N12 [12] | N12 [11] | N12 [10] | N12 [9] | N12 [8] |
| 28             |                   | Pseudo-sync/AGC<br>on/off FormatA                     | N13 [7] | N13 [6]  | N13 [5]  | N13 [4]  | N13 [3]  | N13 [2]  | N13 [1] | N13 [0] |
| 29             |                   | Pseudo-sync/AGC<br>on/off FormatB                     | N14 [7] | N14 [6]  | N14 [5]  | N14 [4]  | N14 [3]  | N14 [2]  | N14 [1] | N14 [0] |
| 2A             |                   | Back Porch pulse<br>configuration                     | N15 [7] | N15 [6]  | N15 [5]  | N15 [4]  | N15 [3]  | N15 [2]  | N15 [1] | N15 [0] |
| 2B             |                   | Start to 1st/1st to 2nd<br>Phase Switch Point         | N18 [3] | N18 [2]  | N18 [1]  | N18 [0]  | N17 [3]  | N17 [2]  | N17 [1] | N17 [0] |
| 2C             |                   | 2nd to End Phase<br>Switch Point/<br>Subcarrier Phase |         | N20 [2]  | N20 [1]  | N20 [0]  | N19 [3]  | N19 [2]  | N19 [1] | N19 [0] |
| 2D             |                   | Colorstripe line<br>phase                             | N21 [9] | N21 [8]  | N21 [7]  | N21 [6]  | N21 [5]  | N21 [4]  | N21 [3] | N21 [2] |

\*1 : These registers are M65675FP only

**Register Functional Description**

| Sub<br>address | Name      | Function   | Remark  | Default<br>Data |
|----------------|-----------|--|---|-----------------|
| 00             | WE        | Register Write Enable<br>"0" write disable<br>"1" write enable   |   | 20h             |
|                | P-save    | Power Down Control<br>"0" power down "off"<br>"1" power down "on"  |   |                 |
|                | UVin      | Input Video Data Format Selection<br>"0" Y/U/V input<br>"1" Y/Cb/Cr input  |   |                 |
|                | Y/CINV    | Pixel Data Sep. Timing Control (Y/C)<br>"0" Y/C separation in inverted timing<br>"1" Y/C separation in non-inverted timing   |   |                 |
|                | Cb/CrINV  | Pixel Data Sep. Timing Control (Cb/Cr)<br>"0" Y/C separation in inverted timing<br>"1" Y/C separation in non-inverted timing |   |                 |
|                | Color Bar | Color Bar Generation Control<br>"0" color bar generation "off"<br>"1" color bar generation "on"                              | Color look-up table<br>should be initialized. |                 |
| 01             | 525/625   | Input Pixel Data Field Frequency Setting<br>"0" 525/60 field<br>"1" 625/50 field   |   | 03h             |
|                | NTSC/PAL  | Line Phase Inversion Control in V-axis<br>"0" Phase Inversion "off" (NTSC)<br>"1" Phase Inversion "on" (PAL)                 |   |                 |
|                | YC/UV     | Selection of DAC Output<br>"0" Y/C output<br>"1" U/V output  |   |                 |
|                | SCH       | SCH Phase Control<br>"0" SCH Phase Control "on"<br>"1" SCH Phase Control "off"   |   |                 |

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**M65675FP/M65676FP****DIGITAL NTSC/PAL ENCODER****Register Functional Description (cont.)**

| Sub address   | Name                                      | Function   | Remark   | Default Data |
|---------------|---|--|--|--------------|
| 01            | offset                                    | fsc Offset Frequency (25Hz) Control<br>"0" offset no-addition<br>"1" offset addition   | It have to set "1" in the setting of 525/625=0           | 03h          |
|               | setup (1:0)                               | 7.5IRE Setup Control<br>"00" setup "off"<br>"01" +7.5IRE setup<br>"1X" -7.5IRE setup   | It is active in the setting of 525/625=0.                |              |
|               | CGMS/WSS                                  | CGMS/WSS Generation Control<br>"0" CGMS/WSS generation "off"<br>"1" CGMS/WSS generation "on"   | CGMS/WSS selection is depend on 525/62 setting.          |              |
| 02            | CC1F                                      | Closed Caption Data Transmission Flag in Field 1.  |  |              |
|               | CC2F                                      | Closed Caption Data Transmission Flag in Field 2.  |  |              |
|               | CCI/F                                     | Closed Caption Interface Setting<br>"0" internal generation mode<br>"1" external input mode  |  |              |
| 02            | CCD (1:0)                                 | Closed Caption Generation Setting<br>"00" generation "off"<br>"01" generation for only field 1<br>"10" generation for only field 2<br>"11" reserved                                      |  | 00h          |
|               | CCIR (1:0)                                | Input Pixel Data Format Setting<br>"00" CCIR656<br>"01" 8bit CCIR601<br>"10" 16bit CCIR601<br>"11" reserved  |  |              |
| 03            | sync (7:0)                                | Sync Signal Output Level Setting   |  | DBh          |
| 04            | burst (6:0)                               | Burst Level Setting  |  | 54h          |
| 05            | SD (4:0)                                  | Composite Sync Multiplexing Timing Setting   |  | 19h          |
| 06            | YD (4:0)                                  | Luma Signal Delay Setting  |  | 04h          |
| 07            | TINT (7:0)                                | Chroma Output TINT Control   |  | 00h          |
| 08            | CC10 (6:0)                                | 1st Byte Data Setting for Field 1  |  | 00h          |
| 09            | CC11 (6:0)                                | 2nd Byte Data Setting for Field 1  |  | 00h          |
| 0A            | CC20 (6:0)                                | 1st Byte Data Setting for Field 2  |  | 00h          |
| 0B            | CC21 (6:0)                                | 2nd Byte Data Setting for Field 2  |  | 00h          |
| 0C<br>:<br>0D | CG (14:1)<br>[WS (13:0)]                  | CGMS or WSS Data Setting   |  | 00h          |
| 0E            | CLTEN                                     | CLT Data Renewing Enable<br>"0" disable<br>"1" enable  |  | 00h          |
|               | OSDCLK                                    | OSDCLK Frequency Setting<br>"0" 6.75MHz<br>"1" 13.5MHz   |  | 00h          |
|               | BLD mode                                  | Blending Mode Setting<br>"0" Y and C are mixing<br>"1" Only Y is mixing  | In the case of "1", C is equal to the OSD setting color. | 00h          |
| 0E            | BLD (1:0)                                 | Blending Color Address Setting<br>"00" blending "off"<br>"01" CLT0 is set for a blending color<br>"10" CLT(1:0) is set for a blending Color<br>"11" CLT(2:0) is set for a blending color |  | 00h          |
| 0F<br>:<br>1A | CTY (00:63)<br>CTB (00:63)<br>CTR (00:63) | Color Look-up table RAM Setting  |  | 00h          |
| 1B<br>:<br>2D | N0<br>:<br>N21                            | Macrovision Setting  |  | 00h          |

**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**M65675FP/M65676FP****DIGITAL NTSC/PAL ENCODER****DESCRIPTION OF PIN**

| Pin No. | Pin name     | Type   | Function  |
|---------|--------------|--------|---|
| 1       | DVss2        | Supply | Digital ground for I/O.   |
| 2       | PXCLK        | O      | Reference clock for pixel data input.<br>The clock frequency is 27.0MHz or 13.5MHz in CCIR656/8-bit CCIR601 or 16-bit CCIR601 input mode, respectively.   |
| 3       | DVASEL       | I      | I <sup>2</sup> C slave address setting.<br>"Low" is for the slave address of 40h.<br>"High" is for the slave address of 42h.  |
| 4       | HD           | I/O    | Horizontal sync signal.<br>It is an input or output in the slave or master mode, respectively.  |
| 5       | VD           | I/O    | Vertical sync signal.<br>It is an input or output in the slave or master mode, respectively.  |
| 6       | VD9          | I/O    | Video data inputs.<br>The input video data are the luma (Y) data as defined in CCIR Rec 601 in 16-bit CCIR601 mode.<br>In the Y/U/V output mode, the output is 10-bit luma signal with a composite sync.<br>In 16-bit CCIR601 mode, an MSB and LSB is VD7 and VD0, and in the Y/U/V output mode, VD9 and VD0, respectively. |
| 7       | VD8          |        |   |
| 8       | VD7          |        |   |
| 9       | VD6          |        |   |
| 10      | VD5          |        |   |
| 11      | VD4          |        |   |
| 12      | VD3          |        |   |
| 13      | VD2          |        |   |
| 14      | VD1          |        |   |
| 15      | VD0          |        |   |
| 16      | DVss2        | Supply | Digital ground for I/O.   |
| 17      | DVDD2        | Supply | Digital positive supply for I/O.  |
| 18      | DVDD1        | Supply | Digital positive supply for internal logic.   |
| 19      | DVss1        | Supply | Digital Ground for internal logic.  |
| 20      | OSDCK        | O      | Reference clock for the external OSD microprocessor.<br>The frequency is 13.5MHz or 6.25MHz, alternated by I <sup>2</sup> C bus control.  |
| 21      | OSD0         | I      | Color Look-up table address input.<br>MSB and LSB is OSD2 and OSD0, respectively.   |
| 22      | OSD1         |        |   |
| 23      | OSD2         |        |   |
| 24      | Master/Slave | I      | Synchronizing mode selection.<br>"Low" is for the slave mode.<br>"High" is for the master mode.   |
| 25      | RESET        | I      | Asynchronous reset, active "LOW".   |
| 26      | ACK          | O      | Acknowledge line (Open drain output).   |
| 27      | SDA          | I/O    | Serial data line/Acknowledge line (Open drain output).  |
| 28      | SCL          | I      | Serial clock line.  |
| 29      | TEST         | I      | Test mode control.<br>It should be grounded during actual use.  |
| 30      | DVDD1        | Supply | Digital positive supply for internal logic.   |
| 31      | N.C.         |        | No connection.  |
| 32      | N.C.         |        | No connection.  |
| 33      | C            | O      | The analog chroma output signal from 6-dB amplifier.<br>The output amplitude is 1.0V <sub>P-P</sub> (typ.), while the input one is 0.5V <sub>P-P</sub> .  |
| 34      | N.C.         |        | No connection.  |
| 35      | CVBS         | O      | The analog composite video output signal from 6-dB amplifier.<br>The output amplitude is 1.24V <sub>P-P</sub> (typ.).   |
| 36      | AVss2        | Supply | Analog ground for 6-dB amplifiers.  |
| 37      | Y            | O      | The analog luma output signal from 6-dB amplifier.<br>The output amplitude is 1.2V <sub>P-P</sub> (typ.), while the input one is 0.6V <sub>P-P</sub> .  |
| 38      | AVDD2        | Supply | Analog positive supply for 6-dB amplifiers.   |
| 39      | Yin          | I      | The analog luma input from an external LPF.<br>This input has clamp circuit. The signal must input via capacitor.   |
| 40      | N.C.         |        | No connection   |
| 41      | Cin          | I      | The analog chroma input from an external LPF.<br>This input has bias circuit. The signal must input via capacitor.  |

# PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

## M65675FP/M65676FP

### DIGITAL NTSC/PAL ENCODER

#### DESCRIPTION OF PIN (cont.)

| Pin No. | Pin name | Type   | Function   |
|---------|----------|--------|--|
| 42      | Ccomp    | I      | Phase compensation for chroma or V D/A converters.<br>It should be connected to the analog ground via a capacitor.   |
| 43      | DAC      | O      | Chroma or V signal output.<br>It should be connected to the analog supply via a resistor (RL).<br>The output amplitude is set up by reference resistor (Rref) and RL.  |
| 44      | AVDD1    | Supply | Analog positive supply for D/A converters.   |
| 45      | AVSS1    | Supply | Analog ground for D/A converters.  |
| 46      | DAY      | O      | Luma or V signal output.<br>It should be connected to the analog supply via a resistor (RL).<br>The output amplitude is set up by reference resistor (Rref) and RL.  |
| 47      | Cref     | I      | Reference current control for chroma or V D/A converter.<br>It should be connected to the analog supply via a reference resistor (Rref).   |
| 48      | Yref     | I      | Reference current control for luma or U D/A converter.<br>It should be connected to the analog supply via a reference resistor (Rref).   |
| 49      | Ycomp    | I      | Phase compensation for luma or U D/A converters.<br>It should be connected to the analog ground via a capacitor.   |
| 50      | N.C.     |        | No connection.   |
| 51      | DVDD1    | Supply | Digital positive power supply for internal logic.  |
| 52      | DVSS1    | Supply | Digital ground for internal logic.   |
| 53      | Xout     | O      | System clock output.<br>It should be in no connection except that it is connected to a X'tal oscillator.   |
| 54      | Xin      | I      | System clock input.<br>The clock frequency is 27.0MHz only.  |
| 55      | DVSS2    | Supply | Digital ground for I/O.  |
| 56      | PXD7     | I      | Pixel data inputs.<br>The acceptable video data are;<br>multiplexed video data (Y/Cb/Cr) including timing reference code of SAV and EAV as defined in CCIR Rec656, and multiplexed video data (Y/Cb/Cr) as defined in CCIR Rec601, and multiplexed Color difference signals (Cb/Cr).<br>An MSB and LSB is PXD7 and PXD0, respectively. |
| 57      | PXD6     |        |  |
| 58      | PXD5     |        |  |
| 59      | PXD4     |        |  |
| 60      | PXD3     |        |  |
| 61      | PXD2     |        |  |
| 62      | PXD1     |        |  |
| 63      | PXD0     |        |  |
| 64      | DVDD2    | Supply | Digital positive power supply for I/O  |

#### Interface

The M65675FP/M65676FP has two interfaces as follows;

- Pixel data interface
- OSD interface

#### Pixel Data Interface

The M65675FP/M65676FP accepts these 6 digital pixel data formats as shown below;

In CCIR656

- Y and Cb/Cr, in a digital video transmission format
- Y and U/V, in a time multiplexed 8-bit serial data format

In CCIR601

- Y and Cb/Cr, in a digital video transmission format
- Y and U/V, in a time multiplexed 8-bit serial data format
- Y, in a digital video transmission format and time multiplexed Cb/Cr
- Y and U/V, in a time multiplexed 16-bit serial data format

The 8-bit serial data in CCIR656 and CCIR601 are taken into the

M65675FP/M65676FP through PXDATA [7:0] ports synchronizing with a pixel clock (PXCLK) generated by the LSI. In the case of CCIR601 16-bit serial data, 8-bit color difference signals (Cb/Cr or U/V) and luma signal (Y) are taken into the LSI synchronizing with pixel clock (PXCLK) through PXD [7:0] and VD [7:0] port, respectively.

CCIR656 pixel data are accepted in only the slave mode, while CCIR601 ones are accepted in both the master and slave modes. In the case of CCIR656 pixel data, H/V sync and a field identification signals are regenerated internally referring to SAV and EAV code multiplexed in the pixel data. In the case of CCIR601 pixel data, H/V sync and the field identification signals are regenerated internally, then the H and V sync signals are available via HD and VD ports in the master mode operation, respectively. Moreover, in the slave mode, the M65675FP/M65676FP is in the slave operation synchronized with H/V sync signals via HD/VD ports and a field identification is done using the H/V sync input signals.

# PRELIMINARY

Notice: This is not a final specification.  
Some parametric limits are subject to change.

## M65675FP/M65676FP

### DIGITAL NTSC/PAL ENCODER

The pixel data interface pin assignment is shown in Table 1.

**Table 1 Pixel Data Interface Pin Assignment**

| Pin name   | I/O | Function  |
|------------|-----|---|
| PXCLK      | O   | Pixel clock output.<br>In the case of CCIR656 / CCIR601 8-bit data and CCIR601 16-bit inputs, this will be a free-run clock of 27MHz and 13.5MHz, respectively. |
| HD (Note1) | I/O | Horizontal sync signal. Input in the slave or output in the master mode.  |
| VD (Note1) | I/O | Vertical sync signal. Input in the slave or output in the master mode.  |
| PXD [7:0]  | I   | Pixel data input.<br>8-bit data input in CCIR656 / CCIR601 or the color differential signals (Cb/Cr) input in CCIR601 16-bit data format.                       |
| PD [7:0]   | I   | Pixel data input.<br>Luma (Y) data input in CCIR601 16-bit data format.   |

Note1 : In CCIR656 mode, H sync and V sync generated by EAV will be output via terminals HD and VD, respectively.

### OSD Interface

The OSD data, which are stored in the address assigned by the color look-up table RAM (CLT-RAM) address data input via OSD [2:0] ports, are multiplexed into the Y signal synchronizing with OSD

clock (OSDCK) delivered from the M65675FP/M65676FP.

The OSD interface pin assignment is shown in Table 2.

**Table 2 The OSD interface Pin assignment**

| Pin name  | I/O | Function   |
|-----------|-----|--|
| OSDCK     | O   | OSD clock output.<br>13.5MHz free-run clock or 6.25MHz H-start-and-stop clock. |
| OSD [2:0] | I   | Color look-up table RAM address input.   |



[illegible]

Units Resistance :  $\Omega$   
Capacitance : F

**Fig. 6 TYPICAL APPLICATION DIAGRAM**