

DALLAS

SEMICONDUCTOR

DS2400

Silicon Serial Number


FEATURES

- Unique 48-bit silicon serial number gives 10^{14} combinations
- Factory lasered and tested, no two parts alike
- 8-bit cyclic redundancy check ensures error-free reading
- 8-bit model number references DS2400 communications requirements to system
- Presence detect indicates to the system when first contact is made
- Low-cost TO-92 package and optional surface mount option
- Reduces control, address, and data to a single pin
- Zero standby power required
- Directly connects to one port pin for microprocessor interface
- Pulse width measurement determines 1's or 0's
- Power derived from data line
- Applications
 - PCB Identification
 - Local Area Network I.D.
 - Software Protection
- Operates over industrial temperature range -40° to +85°C

DESCRIPTION

The DS2400 Silicon Serial Number contains an 8-bit family code, a unique 48-bit serial number, and an 8-bit cyclic redundancy check value embedded in silicon. Signaling necessary for reading or writing is reduced to just one interface lead. The familiar TO-92 package provides a small, low-cost enclosure. Power for reading and writing is derived from the data line itself with no need for an external power source.

PIN DESCRIPTION



See Mechanical Drawings
Section 16, pgs. 18 & 19

PIN NAMES

Pin 1	Ground
Pin 2	Data (DQ)
Pin 3	No Connect
Pin 4	Ground

ORDERING INFORMATION

DS2400	TO-92 Package
DS2400Z	SOT-223 Surface Mount Package
DS2400T	1000 piece tape-and-reel of DS2400
DS2400Y	2500 piece tape-and-reel of DS2400Z
DS2400-XXX	Portion of serial number has a custom code-TO-92 Package
DS2400Z-XXX	Portion of serial number has a custom code -SOT 223 Package
DS2400T-XXX	1000 piece tape-and-reel of DS2400-XXX
DS2400Y-XXX	2500 piece tape-and-reel of DS2400Z-XXX

12

OPERATION

All communication to and from the DS2400 Silicon Serial Number is accomplished via a single interface lead. Data contained within the DS2400 is accessed through the use of time slots and a 1-Wire protocol. Power to the part is derived from the high going pulse at the beginning of a write or read time slot.

WRITE TIME SLOTS

A write time slot is initiated when the system pulls the data line from a high logic level to a low logic level. There are two types of write time slots: write one and write zero. All write slots must be a minimum of 60 microseconds and a maximum of 120 microseconds in duration with a minimum of a 1 microsecond sync pulse between individual write cycles.

For the system to generate a write one time slot, the data line must be pulled to a logic low level and then released, allowing the data line to pull up to a high level within 15 microseconds after the start of the write time slot (see Figure 1).

For the system to generate a write zero time slot, the data line must be pulled to a logic low level and remain low for the duration of the write time slot (see Figure 2).

READ TIME SLOTS

The system generates read time slots when data is to be read from the DS2400. A read time slot is initiated when the system pulls the data line from a logic high level to a logic low level. The data line must remain at a low logic level for a minimum of 1 microsecond and a maximum of 15 microseconds. This maximum time of 15 microseconds includes the time required for the data line to pull up to a high level after it is released. The state of the DS2400 data must be read by the system within 15 microseconds after the start of the read time slot. After this time, the state of the data is not guaranteed (see Figure 3). All read time slots must be a minimum of 60 microseconds in duration and a maximum of 120 microseconds in duration with a minimum of a 1 microsecond sync pulse between individual read time slots.

1-WIRE PROTOCOL

To communicate with the DS2400 a specific protocol is utilized. The 1-Wire protocol consists of four separate states which are used to reset the device, issue a command word, read the type identifier number, and read the unique silicon serial number and CRC byte (see Figure 4).

To initially set the DS2400 into a known state, a reset pulse must be sent to it. The reset pulse is a logic low

generated by the system which must remain low for a minimum of 480 microseconds and then be followed by a 480 microsecond logic high level (see Figure 5). During this 480 microsecond high time the DS2400 will assert a presence detect signal. This signal is generated by the DS2400 and consists of a logic low level which is held for a maximum of 240 microseconds and minimum of 60 microseconds. This signal can be used to detect that a DS2400 is attached to the 1-wire interface after the issuance of a reset command.

Once the DS2400 has been set into a known state, the command word is transmitted to the DS2400 with eight write time slots. The command word for the DS2400 is a hexadecimal 0F.

Upon recognition of the command word, the DS2400 is ready to respond to the next eight read time slots with the type identifier number. This number is a hexadecimal 01.

After the system receives the type identifier number, the DS2400 is ready to output the unique 48-bit serial number contained within the device. The system must issue 48 read time slots to retrieve this number. Following the 48-bit serial number is an 8-bit cyclic redundancy check value. This CRC value has been calculated over the type identifier and serial number (56 bits) and is lasered into the part at the time of manufacture. To read the CRC value the system must issue eight read time slots. To stop reading at any time the system can issue a reset pulse.

CRC GENERATION

To validate that the transmitted data from the DS2400 has been received correctly by the system, a comparison of the system-generated CRC and the received DS2400 CRC must be made. If the two CRC values match, the transmission was error-free. An example of how to generate the CRC using software is shown in Table 1. This assembly language code is written for the DS5000 Soft Microcontroller. The assembly language procedure **DO_CRC** given below calculates the cumulative CRC of all the bytes passed to it in the accumulator. Before it is used to calculate the CRC of a data stream, it should be initialized by setting the variable **CRC** to zero. Each byte of the data is then placed in the accumulator and **DO_CRC** is called to update the **CRC** variable. After all the data has been passed to **DO_CRC**, the variable **CRC** will contain the result. For a detailed explanation of the CRC computation, see Application Note #27, "Understanding and Using Cyclic Redundancy Checks with Dallas Semiconductor Touch Memory Products."

RECOMMENDED SYSTEM INTERFACE

The system must have an open drain driver with a pullup resistor of approximately 5K ohms to Vcc on the data signal line. The DS2400 has an internal open drain driver with a 500K ohm pulldown resistor to ground. The pulldown resistor holds the data input pin at ground potential when the DS2400 is not connected to a 1-Wire interface (see Figure 6).

CUSTOM DS2400





The DS2400 is available with portions of the 48-bit serial number defined by the customer. These special

parts are designated DS2400-XXX. The custom 48-bit number has three specific subfields of which Dallas Semiconductor will assign a customer ID number in the most significant 12 bits. The next most significant 20 bits are selectable by the customer as a starting value, and the least significant 16 bits are non-selectable and will increment by one, starting at 0000h. Certain quantities and conditions apply, contact your Dallas Semiconductor sales representative for more information.


ASSEMBLY LANGUAGE PROCEDURE Table 1

DO_CRC:	PUSH ACC	; save the accumulator
	PUSH B	; save the B register
	PUSH ACC	; save bits to be shifted
	MOV B,#8	; set shift = 8 bits
		;
CRC_LOOP:	XRL A,CRC	; calculate CRC
	RRC A	; move it to the carry
	MOV A,CRC	; get the last CRC value
	JNC ZERO	; skip if data = 0
	XRL A,#18H	; update the CRC value
		;
ZERO:	RRC A	; position the new CRC
	MOV CRC,A	; store the new CRC
	POP ACC	; get the remaining bits
	RR A	; position the next bit
	PUSH ACC	; save the remaining bits
	DJNZ B,CRC_LOOP	; repeat for eight bits
	POP ACC	; clean up the stack
	POP B	; restore the B register
	POP ACC	; restore the accumulator
	RET	


12

1-WIRE WRITE TIMING Figure 1**1-WIRE READ TIMING** Figure 3A


1-WIRE PROTOCOL Figure 4



RESET PULSE/PRESENCE DETECT Figure 5



RECOMMENDED SYSTEM TO DS2400 INTERFACE Figure 6



12

ABSOLUTE MAXIMUM RATINGS*

Voltage On Data Pin Relative to Ground

-0.5 to +7V

Operating Temperature

-40°C to +85°C

Storage Temperature

-55°C to +125°C

*This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(-40°C to +85°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	NOTES
Data Pin	DQ	-0.5		5.5	Volts	1
External Pullup Voltage	V _{CC}	4.5		5.5	Volts	

DC ELECTRICAL CHARACTERISTICS(V_{PUP} = 5V ± 10%, -40°C to +85°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	NOTES
Input Logic Low	V _{IL}	-0.5		0.4	Volts	1,6
Input Logic High	V _{IH}	3.0	5.0	5.5	Volts	1,6,7
Sink Current	I _L	-1.0			mA	4,6
Output Logic Low	V _{OL}			0.4	Volts	3,6
Output Logic High	V _{OH}			5.5	Volts	3,6
Input Resistance	I _R		500K			2
Operating Charge	I _{OP}			30	nC	5,6

AC ELECTRICAL CHARACTERISTICS(-40°C to +85°C, V_{PUP} = 5.0V ± 10%)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	NOTES
Time Slot Period	t _{SLOT}	60		120	μS	
Write 1 Low Time	t _{LOW1}	1		15	μS	
Write 0 Low Time	t _{LOW0}	60		120	μS	
Read Data Valid	t _{RDV}			15	μS	
Read Data Setup	t _{SU}	1			μS	8
Frame Sync	t _{SYG}	1			μS	
Reset Low Time	t _{RSTL}	480			μS	
Reset High Time	t _{RSTH}	480			μS	
Presence Detect High	t _{PDH}	15		60	μS	
Presence Detect Low	t _{PDL}	60		240	μS	

NOTES:

1. All voltages are referenced to ground.
2. Input is pulled to ground.
3. @1 mA.
4. @ V_{OUT} = 0.4V.
5. 30 nanocoulombs per 72 time slots @ 5.0V.
6. @V_{CC} = 5.0 volts with a 5K pullup to V_{CC} and a maximum time slot of 120 μs.
7. V_{IH} is a function of the external pullup resistor and the V_{CC} supply.
8. Read data setup time refers to the time the host must pull the 1-Wire pin low to read a bit. Data is guaranteed to be valid within 1μs of this falling edge and will remain valid for 14μs minimum (15μs total from falling edge on 1-Wire).