


Applications

- High frequency DC-DC converters
- UPS and Motor Control

Benefits

- Low Gate-to-Drain Charge to Reduce Switching Losses
- Fully Characterized Capacitance Including Effective C_{OSS} to Simplify Design, (See App. Note AN1001)
- Fully Characterized Avalanche Voltage and Current
- Typical $R_{DS(on)} = 12m\Omega$

V_{DSS}	$R_{DS(on)} \text{ max}$	I_D
100V	15m Ω	80A ^⑦



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	80 ^⑦	A
$I_D @ T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10\text{V}$	57	
I_{DM}	Pulsed Drain Current ^①	320	
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation	260	W
	Linear Derating Factor	1.8	W/ $^\circ\text{C}$
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery dv/dt ^③	16	V/ns
T_J	Operating Junction and	-55 to + 175	$^\circ\text{C}$
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds		

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	0.57	$^\circ\text{C/W}$
$R_{\theta JC}$	Junction-to-Case (end of life) ^⑤	—	0.80	
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount, steady state) ^⑥	—	40	

Notes ^① through ^⑧ are on page 8

IRF8010S/IRF8010L

International
IR Rectifier

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.11	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1mA$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	12	15	m Ω	$V_{GS} = 10V, I_D = 45A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
I_{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	$V_{DS} = 100V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 100V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	200	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-200		$V_{GS} = -20V$

Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
g_{fs}	Forward Transconductance	82	—	—	V	$V_{DS} = 25V, I_D = 45A$
Q_g	Total Gate Charge	—	81	120	nC	$I_D = 80A$
Q_{gs}	Gate-to-Source Charge	—	22	—		$V_{DS} = 80V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	26	—		$V_{GS} = 10V$ ④
$t_{d(on)}$	Turn-On Delay Time	—	15	—	ns	$V_{DD} = 50V$
t_r	Rise Time	—	130	—		$I_D = 80A$
$t_{d(off)}$	Turn-Off Delay Time	—	61	—		$R_G = 39\Omega$
t_f	Fall Time	—	120	—		$V_{GS} = 10V$ ④
C_{iss}	Input Capacitance	—	3830	—	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	480	—		$V_{DS} = 25V$
C_{rss}	Reverse Transfer Capacitance	—	59	—		$f = 1.0MHz$
C_{oss}	Output Capacitance	—	3830	—		$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$
C_{oss}	Output Capacitance	—	280	—		$V_{GS} = 0V, V_{DS} = 80V, f = 1.0MHz$
$C_{oss \text{ eff.}}$	Effective Output Capacitance	—	530	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V$ ③

Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy ② ⑦	—	310	mJ
I_{AR}	Avalanche Current ①	—	45	A
E_{AR}	Repetitive Avalanche Energy ①	—	26	mJ

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	80	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ① ⑦	—	—	320		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 80A, V_{GS} = 0V$ ④
t_{rr}	Reverse Recovery Time	—	99	150	ns	$T_J = 150^\circ\text{C}, I_F = 80A, V_{DD} = 50V$
Q_{rr}	Reverse Recovery Charge	—	460	700	nC	$di/dt = 100A/\mu s$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRF8010S/IRF8010L

International
IR Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit




Peak Diode Recovery dv/dt Test Circuit





* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFET® Power MOSFETs

D²Pak Package Outline



FOOT PRINT
SCALE 2:1



S Y M B O L	DIMENSIONS				N O T E S
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	4.06	4.83	.160	.190	
A1		0.127		.005	
b	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	4
b2	1.14	1.40	.045	.055	
c	0.43	0.63	.017	.025	
c1	0.38	0.74	.015	.029	4
c2	1.14	1.40	.045	.055	
D	8.51	9.65	.335	.380	3
D1	5.33		.210		
E	9.65	10.67	.380	.420	3
E1	6.22		.245		
e	2.54 BSC		.100 BSC		
L	14.61	15.88	.575	.625	
L1	1.78	2.79	.070	.110	
L2		1.65		.065	
L3	1.27	1.78	.050	.070	
L4	0.25 BSC		.010 BSC		
m	17.78		.700		
m1	8.89		.350		
n	11.43		.450		
o	2.08		.082		
p	3.81		.150		
ø	90°	93°	90°	93°	

<u>HEXFET</u>	<u>IGBTs, CoPACK</u>	<u>DIODES</u>
1.- GATE	1.- GATE	1.- ANODE *
2.- DRAIN	2.- COLLECTOR	2.- CATHODE
3.- SOURCE	3.- EMITTER	3.- ANODE

NOTES:




1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [0.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
4. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
5. CONTROLLING DIMENSION: INCH.

D²Pak Part Marking Information

Diagram illustrating the markings on the F530S diode package:

- INTERNATIONAL RECTIFIER LOGO**: Points to the IR logo on the package.
- PART NUMBER**: Points to the F530S marking.
- DATE CODE**: Points to the 002L marking.
- YEAR 0 = 2000**: Explains the meaning of the first digit of the date code.
- WEEK 02**: Explains the meaning of the second digit of the date code.
- LINE L**: Explains the meaning of the third digit of the date code.
- ASSEMBLY LOT CODE**: Points to the 80 marking.


TO-262 Package Outline



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]
 3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [0.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
 4. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
 5. CONTROLLING DIMENSION: INCH.

TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"



IRF8010S/IRF8010L

SYMBOL	DIMENSIONS			NOTES
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	4.06	4.83	.160	.190
A1	2.03	2.92	.080	.115
b	0.51	0.99	.020	.039
b1	0.51	0.89	.020	.035
b2	1.14	1.40	.045	.055
c	0.38	0.63	.015	.025
c1	1.14	1.40	.045	.055
c2	0.43	.063	.017	.029
D	8.51	9.65	.335	.380
D1	5.33		.210	
E	9.65	10.67	.380	.420
E1	6.22		.245	
e	2.54 BSC		.100 BSC	
L	13.46	14.09	.530	.555
L1	3.56	3.71	.140	.146
L2		1.65		.065


LEAD ASSIGNMENTS

HEXFE1	IGBT
1.- GATE	1- GATE
2.- DRAIN	2- COLLECTOR
3.- SOURCE	3- EMITTER
4.- DRAIN	4- COLLECTOR

IRF8010S/IRF8010L

International
IR Rectifier

D²Pak Tape & Reel Information



Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^\circ\text{C}$, $L = 0.31\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 45\text{A}$.
- ③ $I_{SD} \leq 45\text{A}$, $di/dt \leq 110\text{A}/\mu\text{s}$, $V_{BD} \leq V_{(BR)DSS}$, $T_J \leq 175^\circ\text{C}$.
- ④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑤ $R_{th(jc)}$ (end of life) is the maximum measured value after 1000 temperature cycles from -55 to 150°C and is accounted for by the physical wearout of the die attach medium in worse case PCB mounting condition of material (solder/substrate), process and re-flow temperature.
- ⑥ C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑦ Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A.
- ⑧ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR's Web site.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.01/03

www.irf.com