

MRF89XA Data Sheet

Ultra Low-Power, Integrated ISM Band Sub-GHz Transceiver

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION. INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2017, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-2296-9



Ultra Low-Power, Integrated ISM Band Sub-GHz Transceiver

Features

- · Fully integrated ultra low-power, sub-GHz transceiver
- · Wide-band half-duplex transceiver
- · Supports proprietary sub-GHz wireless protocols
- · Simple 4-wire SPI-compatible interface
- CMOS/TTL-compatible I/Os
- · On-chip oscillator circuit
- · Dedicated clock output
- · Supports power-saving modes
- · Operating voltage: 2.1-3.6V
- · Low-current consumption, typically:
 - 3 mA in RX mode
 - 25 mA at +10 dBm in TX mode
 - 0.1 μA (Typical) and 2 μA (Maximum) in Sleep mode
- Supports Industrial temperature range (-40°C to +85°C)
- · Complies with ETSI EN 300-220 and FCC part 15
- · Small, 32-pin TQFN package

RF/Analog Features

- Supports ISM band sub-GHz frequency ranges: 863–870, 902–928 and 950–960 MHz
- Modulation technique: Supports FSK and OOK
- Supports high data rates: Up to 200 kbps, NRZ coding
- Reception sensitivity: Down to -107 dBm at 25 kbps in FSK, -113 dBm at 2 kbps in OOK
- RF output power: +12.5 dBm programmable in eight steps
- Wide Received Signal Strength Indicator (RSSI), dynamic range: 70 dB from RX noise floor
- Signal-ended RF input/output
- · On-chip frequency synthesizer
- · Supports PLL loop filter with lock detect
- Integrated Power Amplifier (PA) and Low Noise Amplifiers (LNA)
- · Channel filters
- · On-chip IF gain and mixers
- · Integrated low-phase noise VCO

Baseband Features

- Packet handling feature with data whitening and automatic CRC generation
- · Incoming Sync Word (pattern) recognition
- Built-in bit synchronizer for incoming data, and clock synchronization and recovery
- 64-byte transmit/receive FIFO with preload in Standby mode
- · Supports Manchester encoding/decoding techniques

Typical Applications

- · Home/industrial/building automation
- · Remote wireless control
- · Wireless PC peripherals
- · Remote keyless entry
- · Wireless sensor networks
- Vehicle sensor monitoring
- Telemetry
- · Data logging systems
- · Wireless alarm
- · Remote automatic meter reading
- · Security systems for home/industrial environments
- · Automobile immobilizers
- · Sports and performance monitoring
- · Wireless toy controls
- · Medical applications

General Description

The MRF89XA is a single chip, multi-channel FSK/OOK transceiver capable of operating in the 863-870 MHz and 902-928 MHz license-free ISM frequency bands, as well as the 950-960 MHz frequency band. The low-cost MRF89XA is optimized for very low-power consumption. It incorporates a baseband modem with data rates up to 200 kbps. Data handling features include a 64-byte FIFO, packet handling, automatic CRC generation and data whitening. Its highly integrated architecture allows for minimum external component count while still maintaining design flexibility.

All critical RF and baseband functions are integrated in the MRF89XA, which minimizes the external component count and reduces the design time. The RF communication parameters are made programmable and most of them may be dynamically set. A microcontroller, RF SAW filter, 12.8 MHz crystal, and a few passive components are required to create a complete, reliable radio function. The MRF89XA uses several low-power mechanisms to reduce overall current consumption and extend battery life. Its small size and low-power consumption makes the MRF89XA ideal for a wide variety of short-range radio applications. The MRF89XA complies with European (ETSI EN 300-220) and United States (FCC Part 15.247 and 15.249) regulatory standards.

Pin Diagram

Figure 1 illustrates the top-view pin arrangement of the 32-pin QFN package.

FIGURE 1: PIC18FXXXX 32-PIN QFN PIN DIAGRAM




Table of Contents

Overview	7
Hardware Description	11
Functional Description	
Application Details	
Electrical Characteristics	103
Packaging Information	129
Appendix A: FSK and OOK RX Filters vs. Bit rates	131
Appendix B: CRC Computation in C	132
Appendix C: Revision History	133
The Microchip Web Site	
Customer Change Notification Service	
Customer Support	
Product Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 OVERVIEW

Microchip's MRF89XA is a fully integrated, half-duplex, sub-GHz transceiver. This low-power, single-chip FSK and OOK baseband transceiver supports:

- · Superheterodyne architecture
- Multi-channel, multi-band synthesizer with Phase Locked Loop (PLL) for easy RF design
- · Power Amplifier (PA)
- Low Noise Amplifier (LNA)
- · I/Q two stage down converter mixers
- I/Q demodulator, FSK/OOK
- · Baseband filters and amplifiers

The simplified block diagram of the MRF89XA is illustrated in Figure 1-1.

The MRF89XA is a good option for low-cost, high-volume, low data rate (≤200 kbps), and two-way short-range wireless applications. This device is a single-chip FSK and OOK transceiver capable of operating in the 863-870 MHz and 902-928 MHz license-free ISM frequency bands, and the 950-960 MHz frequency band.

The low-cost MRF89XA is optimized for very low-power consumption (3 mA in Receive mode). It incorporates a baseband modem with data rates up to 200 kbps in FSK and 32 kbps in OOK. Data handling features include a 64-byte FIFO, packet handling, automatic CRC generation, and data whitening. The device also supports Manchester coding techniques. Its highly integrated architecture allows for minimum external component count while maintaining design flexibility. All major RF communication parameters are programmable and most of them may be dynamically set

The MRF89XA supports a stable sensitivity and linearity characteristics for a wide supply range and is internally regulated. The frequency synthesizer of the MRF89XA is a fully integrated integer-N type PLL. The oscillator circuit provided on the MRF89XA device provides the reference clock for the PLL. The frequency synthesizer requires only five external components, which include the PLL loop filter and the VCO tank circuit. Low-phase noise provides for excellent adjacent channel rejection capability, Bit Error Rate (BER), and longer communication range.

The high-resolution PLL allows:

- · Usage of multiple channels in any of the bands
- Rapid settling time, which allows for faster frequency hopping

A communication link in most applications can be created using a low-cost 12.8 MHz crystal, a SAW filter, and a low-cost microcontroller. The MRF89XA provides a clock signal for the microcontroller. The transceiver can be interfaced with many popular Microchip PIC® microcontrollers through a 4-wire Serial Peripheral Interface (SPI), interrupts (IRQ0 and IRQ1), PLL lock, and clock out. The interface between the microcontroller and MRF89XA (a typical MRF89XA RF node) is illustrated in Figure 1-2.


The MRF89XA supports the following digital data processing features:


- · Received Signal Strength Indicator (RSSI)
- · Sync Word recognition
- · Packet handling
- · Interrupt and flags
- Different operating modes (Continuous, Buffered, and Packet)
- · Data filtering/whitening/encoding
- · Baseband power amplifier
- 64-byte TX/RX FIFO

The role of the digital processing unit is to interface the data to/from the modulator/demodulator and the microcontroller access points (SPI, IRQ and DATA pins). It also controls all of the Configuration registers. The receiver's Baseband Bandwidth (BBBW) can be programmed to accommodate various deviations and data rates requirements.

An optional Bit Synchronizer (BitSync) is provided, to supply a synchronous clock and data stream to a companion microcontroller in Continuous mode, or to fill the FIFO with glitch-free data in Buffered mode. The transceiver is integrated with different power-saving modes and a software wake-up time through the host microcontroller to keep track of the activities, which reduce the overall current consumption and extends the battery life. The small size and low-power consumption of the MRF89XA makes it ideal for various short-range radio applications.

The MRF89XA complies with European (ETSI EN 300-220) and United States (FCC Part 15.247 and 15.249) regulatory standards.





NOTES:

2.0 HARDWARE DESCRIPTION

The MRF89XA is an integrated, single-chip, low-power ISM band sub-GHz transceiver. A detailed block diagram of the MRF89XA is illustrated in Figure 2-1. The frequency synthesizer is clocked by an external 12.8 MHz crystal, and frequency ranges from 863-870 MHz, 902-928 MHz, and 950-960 MHz are possible.

The MRF89XA receiver employs a superheterodyne architecture. The first IF is one-ninth of the RF frequency (approximately 100 MHz). The second down-conversion, down converts the I and Q signals to baseband in the case of the FSK receiver (zero-IF) and to a low-IF (IF2) for the OOK receiver. After the second down-conversion stage, the received signal is channel select filtered and amplified to a level adequate for demodulation. Both FSK and OOK demodulation are available. Image rejection is achieved using a SAW filter.

The baseband I and Q signals at the transmitter side are digitally generated by a Direct Digital Synthesis (DDS). whose Digital-to-Analog Converters (DAC) are followed by two anti-aliasing, low-pass filters that transform the digital signal into analog In-Phase (I) and Quadrature (Q) components with frequency as the selected Frequency Deviation (f_{dev}). The transmitter supports both FSK and OOK modes of operation. The transmitter has a typical output power of +12.5 dBm. An internal transmit/receive switch combines the transmitter and receiver circuits into a single-ended RFIO pin (pin 31). The RFIO pin is connected through the impedance matching circuitry to an external antenna. The device operates in the low-voltage range of 2.1-3.6V, and in Sleep mode, it operates at a very low-current state, typically 0.1 µA.

The frequency synthesizer is based on an integer-N PLL having PLL bandwidth of 15 kHz. Two programmable frequency dividers in the feedback loop of the PLL and one programmable divider on the reference oscillator allow the LO frequency to be adjusted. The reference frequency is generated by a crystal oscillator running at 12.8 MHz.

The MRF89XA is controlled by a digital block that includes registers to store the configuration settings of the radio. These registers are accessed by a host microcontroller through a Serial Peripheral Interface (SPI). The quality of the data is validated using the RSSI and bit synchronizer blocks built into the transceiver. Data is buffered in a 64-byte transmitter or receiver FIFO. The transceiver is controlled through a 4-wire SPI, interrupts (IRQ0 and IRQ1), PLOCK, DATA, and Chip Select pins for SPI, which are illustrated in Figure 2-1. On-chip regulators provide stable supply voltages to sensitive blocks and allow the MRF89XA to be used with supply voltages from 2.1-3.6V. Most blocks are supplied with a voltage below 1.4V.

The MRF89XA supports the following feature blocks:

- · Data filtering and whitening
- · Bit synchronization
- · 64-byte transmit/receive FIFO buffer
- · General configuration registers

These features reduce the processing load, which allow the use of simple, low-cost, 8-bit microcontrollers for data processing.

PARS 🕸 Waveform Generator LO2 TX Q \approx RFIO 🗷 LO2 TX RSSI OOK Demod -⊠ IRQ0 -⊠ IRQ1 BitSync B SDI -⊠ SDO -⊠ SCK -⊠ CSCO Control FSK LO2 RX CSCON CSDAT CLKOUT LO1 RX CLKO
DATA LO1 RX TEST<8:0> LO2 RX OSC1 🖫
■ PLOCK Frequency Synthesizer ΧO OSC2 LO Generator → I → Q LO1 TX LO2 TX $\boxtimes \boxtimes$ VCOTP VCOTN VCORS PLLN AVRS DVRS

FIGURE 2-1: DETAILED BLOCK DIAGRAM OF THE MRF89XA

TABLE 2-1: PIN DESCRIPTIONS

Pin Number	Pin Name	Pin Type	Description	
1	TEST5	Digital I/O	Test Pin. Connected to Ground during normal operation.	
2	TEST1	Digital I/O	Test Pin. Connected to Ground during normal operation.	
3	VCORS	Analog Output	Regulated voltage supply of the VCO (0.85V).	
4	VCOTN	Analog I/O	VCO tank.	
5	VCOTP	Analog I/O	VCO tank.	
6	PLLN	Analog I/O	PLL loop filter.	
7	PLLP	Analog I/O	PLL loop filter.	
8	TEST6	Digital I/O	Test Pin. Connected to Ground during normal operation.	
9	TEST7	Digital I/O	Test Pin. Connected to Ground during normal operation.	
10	OSC1	Analog Input	Crystal connection.	
11	OSC2	Analog Input	Crystal connection.	
12	TEST0	Digital Input	Test Pin. Connected to Ground during normal operation.	
13	TEST8	Digital I/O	Test Pin. Allow pin to float; do not connect signal during normal operation.	
14	CSCON	Digital Input	SPI Configure Chip Select.	
15	CSDAT	Digital Input	SPI Data Chip Select.	
16	SDO	Digital Output	Serial data output interface from MRF89XA.	
17	SDI	Digital Input	Serial data input interface to MRF89XA.	
18	SCK	Digital Input	Serial clock interface.	
19	CLKOUT	Digital Output	Clock output. Output clock at reference frequency divided by a programmable factor. Refer to the Clock Output Control Register (Register 2-28) for more information.	
20	DATA	Digital I/O	NRZ data input and output (Continuous mode).	
21	IRQ0	Digital Output	Interrupt request output.	
22	IRQ1	Digital Output	Interrupt request output.	
23	PLOCK	Digital Output	PLL lock detection output. Refer to the FIFO Transmit PLL and RSSI Interrupt Request Configuration Register (Register 2-15) for more information.	
24	TEST2	Digital I/O	Test Pin. Connected to Ground during normal operation.	
25	TEST3	Digital I/O	Test Pin. Connected to Ground during normal operation.	
26	VDD	Power	Supply voltage.	
27	AVRS	Analog Output	Regulated supply of the analog circuitry (1.0V).	
28	DVRS	Analog Output	Regulated supply of the digital circuitry (1.0V).	
29	PARS	Analog Output	Regulated supply of the PA (1.8V).	
30	TEST4	Digital I/O	Test Pin. Connected to Ground during normal operation.	
31	RFIO	Analog I/O	RF input/output (for more information, see Section 2.3, RFIO Pin).	
32	NC		No Connection. Connected to Ground during normal operation.	
33	Vss	Ground	Exposed Pad. Connected to Ground during normal operation.	

2.1 Power Supply and Ground Block Pins

To provide stable sensitivity and linearity characteristics over a wide supply range, the MRF89XA is internally voltage regulated. This internal regulated power supply block structure is illustrated in Figure 2-2.

The power supply bypassing is essential for better handling of signal surges and noise in the power line. To ensure correct operation of the regulator circuit, the decoupling capacitor connection (shown in Figure 2-2) is recommended. These decoupling components are recommended for any design. The power supply block generates four regulated supplies for the analog, digital, VCO, and the PLL blocks to reduce the voltages for their specific requirements. However, Power-on Reset (POR), Configuration registers, and the SPI use the VDD supply given to the MRF89XA.

The large value decoupling capacitors should be placed at the PCB power input. The smaller value decoupling capacitors should be placed at every power point of the device and at bias points for the RF port. Poor bypassing can lead to conducted interference, which can cause noise and spurious signals to couple into the RF sections, thereby significantly reducing the performance.

It is recommended that the VDD pin have two bypass capacitors to ensure sufficient bypass and decoupling. However, based on the selected carrier frequency, the bypass capacitor values vary. The trace length (VDD pin to bypass capacitors) should be made as short as possible.

FIGURE 2-2: POWER SUPPLY BLOCK DIAGRAM




TABLE 2-2: POWER SUPPLY PIN DETAILS

Blocks	Biasing Through	Associated Pins	Regulated Voltage (in Volts)
POR, SPI and Configuration Registers	VDD	VDD	2.1–3.6
Regulated Supply (VINTS)	VDD	VDD	1.4
Analog	VINTS	AVRS	1.0
Digital	VINTS	DVRS	1.0
VCO	VINTS	VCORS	0.85
PA	VDD	PARS	1.8

2.2 Reset Pin

The device enters the Reset mode if any of the following events takes place:

- · Power-on Reset (POR)
- · Manual Reset

The POR happens when the MRF89XA is switched on using VDD. The POR cycle takes at least 10 ms to execute any communication operations on the SPI bus.


An external hardware or manual Reset of the MRF89XA can be performed by asserting the TEST8 pin (pin 13) to high for 100 μ s and then releasing the pin. After releasing the pin, it takes more than 5 ms for the transceiver to be ready for any operations. The reset pin is driven with an open-drain output; therefore, is pulled high while the device is in POR. The device does not accept commands during the Reset period. For more information, refer to **Section 3.1.2, Manual Reset**.

2.3 RFIO Pin

The receiver and the transmitter share the same RFIO pin (pin 31). Figure 2-3 illustrates the configuration of the common RF front-end.

- In Transmit mode, the PA and the PA regulator are ON with voltage on the PARS pin (pin 29) equal to the nominal voltage of the regulator (about 1.8V). The external RF choke inductance is used to bias the PA.
- In Receive mode, the PA and PA regulator are OFF and PARS is tied to the ground. The external RF choke inductor is used for biasing and matching the LNA (this is implemented as a common gate amplifier).

FIGURE 2-3: COMMON RF INPUT AND OUTPUT PIN DIAGRAM



The PA and the LNA front-ends in the MRF89XA, which share the same Input/Output pin, are internally matched to approximately 50Ω .

2.4 Filters and Amplifiers Block

2.4.1 INTERPOLATION FILTER

After the digital-to-analog conversion during transmission, both I and Q signals are smoothened by interpolation filters. These interpolation filters perform low pass filtering of the digitally generated signal and prevent the alias signals from entering the modulators.

2.4.2 POWER AMPLIFIER

The Power Amplifier (PA) integrated in the MRF89XA operates under a regulated voltage supply of 1.8V. The external RF choke inductor is biased by an internal regulator output made available on the PARS pin (pin 29). Therefore, the PA output power is consistent over the power supply range. The consistency in operation is important for applications which allows both predictable RF performance and battery life.

An open collector output requires biasing using an inductor as an RF choke. For the recommended PA bias and matching circuit details see **Section 4.5.2**, **Suggested PA Biasing And Matching**.

Note: Image rejection is achieved using a SAW filter on the RF input.

The matching of the SAW filter depends on the SAW filter selected. Many modern SAW filters have 50Ω input and output, which simplifies matching for the MRF89XA. This is demonstrated in the application circuit. If the choice of SAW filter is different than $50\Omega,$ the required impedance match on the input and output of the SAW filter is needed.

2.4.3 LOW NOISE AMPLIFIER (WITH FIRST MIXER)

In Receive mode, the RFIO pin (pin 31) is connected to a fixed-gain, common-gate, Low Noise Amplifier (LNA). The performance of this amplifier is such that the Noise Figure (NF) of the receiver is estimated to be approximately 7 dB.

The LNA has approximately 50Ω impedance, which functions well with the proposed antenna (PCB/ Monopole) during signal transmission. The LNA is followed by an internal RF band-pass filter.

2.4.4 IF GAIN AND SECOND I/Q MIXER

Following the LNA and first down-conversion, there is an IF amplifier whose gain can be programmed from 13.5-0 dB in 4.5 dB steps, through the register DMODREG. For more information, refer to Section 2.14.2, Data And Modulation Configuration Register Details. The default setting corresponds to 0 dB gain, but lower values can be used to increase the RSSI dynamic range.

2.4.5 CHANNEL FILTERS

The second mixer stages are followed by the channel select filters. The channel select filters have a strong influence on the noise bandwidth and selectivity of the receiver, and therefore, its sensitivity. Each channel select filter features a passive second-order RC filter, with a programmable bandwidth, and the "fine" channel selection is performed by an active, third-order, Butterworth filter, which acts as a low-pass filter for the zero-IF configuration (FSK), or a complex polyphase filter for the low-IF (OOK) configuration. For more information on configuring passive and active filters see Section 3.4.4, Channel Filters.


2.5 Frequency Synthesizer Block

The frequency synthesizer of the MRF89XA is a fully integrated integer-N type PLL. The crystal oscillator provides the reference frequency for the PLL. The PLL circuit requires only a minimum of five external components for the PLL loop filter and the VCO tank circuit.

Figure 2-4 illustrates a block schematic of the MRF89XA PLL. The crystal reference frequency and the software controlled dividers R, P, and S blocks determine the output frequency of the PLL.

The VCO tank inductors are connected to an external differential input. Similarly, the loop filter is also located externally.

FIGURE 2-4: FREQUENCY SYNTHESIZER BLOCK DIAGRAM



2.5.1 REFERENCE OSCILLATOR PINS (OSC1/OSC2)

The MRF89XA has an internal, integrated oscillator circuit, and the OSC1 and OSC2 pins are used to connect to an external crystal resonator. The crystal oscillator provides the reference frequency for the PLL. The crystal oscillator circuit, with the required loading capacitors, provides a 12.8-MHz reference signal for the PLL. The PLL then generates the local oscillator frequency. It is possible to "pull" the crystal to the accurate frequency by changing the load capacitor value. The crystal oscillator load capacitance is typically 15 pF, which allows the crystal oscillator circuit to accept a wide range of crystals.

Choosing a higher tolerance crystal results in a lower TX to RX frequency offset and the ability to select a smaller deviation in baseband bandwidth. Therefore, the recommended crystal accuracy should be ≤ 40 ppm. The guidelines for selecting the appropriate crystal with specifications are explained in Section 4.7, Crystal Specification and Selection Guidelines.

Note: Crystal frequency error directly translates to carrier frequency (f_{rf}), bit rate, and frequency deviation error.

2.5.2 CLKOUT OUTPUT PIN (CLKOUT)

The transceiver can provide a clock signal through the CLKOUT pin (pin 19) to the microcontroller for accurate timing, thereby eliminating the need for a second crystal. This results in reducing the component count. The CLKOUT is a sub-multiple of the reference frequency and is programmable.

The two main functions of the CLKOUT output are:

- To provide a clock output for a host microcontroller, thus saving the cost of an additional oscillator.
- To provide an oscillator reference output. Measurement of the CLKOUT signal enables simple software trimming of the initial crystal tolerance.

Note: To minimize the current consumption of the MRF89XA, ensure that the CLKOUT signal is disabled when unused.

CLKOUT can be made available in any operation mode, except Sleep mode, and is automatically enabled at power-up.

2.5.3 PHASE-LOCKED LOOP ARCHITECTURE

The Integer-N Phase-Locked Loop (PLL) circuitry determines the operating frequency of the device. The PLL maintains accuracy using the crystal-controlled reference oscillator and provides maximum flexibility in performance to the designers.

The high resolution of the PLL allows the use of multiple channels in any of the bands. The on-chip PLL is capable of performing manual and automatic calibration to compensate for the changes in temperature or operating voltage.

2.5.3.1 PLL Lock Pin (PLOCK)

The MRF89XA features a PLL lock (PLOCK) detect indicator. This is useful for optimizing power consumption by adjusting the synthesizer wake-up time. The lock status can also be read on the LSTSPLL bit from the FTPRIREG register (Register 2-15), and must be cleared by writing a '1' to this same register. The lock status is available on the PLOCK pin (pin 23) by setting the LENPLL bit in the FTPRIREG register.


2.5.4 VOLTAGE CONTROLLED OSCILLATOR

The integrated Voltage Controlled Oscillator (VCO) requires two external tank circuit inductors. As the input is differential, the two inductors must have the same nominal value. The performance of these components is essential for both the phase noise and the power consumption of the PLL. It is recommended that a pair of high Q inductors is selected. These should be mounted orthogonally to other inductors in the circuit (in particular the PA choke) to reduce spurious coupling between the PA and the VCO. For best performance, wire wound high-Q inductors with tight tolerance should be used as described in Section 4.0, Application Details. In addition, such measures may reduce radiated pulling effects and undesirable transient behavior, thus minimizing spectral occupancy.

Note: Ensuring a symmetrical layout of VCO inductors further improves the PLL spectral purity.

The output signal of the VCO is used as the input to the local oscillator (LO) generator stage, as illustrated in Figure 2-5. The VCO frequency is subdivided and used in a series of up or down conversions for transmission or reception.

FIGURE 2-5: LO VCO OUTPUT GENERATOR



2.6 MRF89XA Operating Modes (Includes Power-Saving Mode)

This section summarizes the settings for each operating mode of the MRF89XA to save power, which are based on the operations and available functionality. The timing requirements for switching between modes are described in Section 5.3, Switching Times and Procedures.

2.6.1 MODES OF OPERATION

Table 2-3 lists the different operating modes of the MRF89XA that can be used to save power.

2.6.2 DIGITAL PIN CONFIGURATION VS. CHIP MODE

Table 2-4 lists the state of the digital I/Os in each of the above described modes of operation, regardless of the data operating mode (Continuous, Buffered, or Packet).

TABLE 2-3: OPERATING MODES

Mode	CMOD<2:0> bits (GCONREG<7:5>	Active Blocks
Sleep	000	SPI, POR.
Standby	001	SPI, POR, Top regulator, digital regulator, XO, CLKOUT (if activated through CLKOREG).
FS	010	Same as Standby + VCO regulator, all PLL and LO generation blocks.
Receive	011	Same as FS mode + LNA, first mixer, IF amplifier, second mixer set, channel filters, baseband amplifiers and limiters, RSSI, OOK or FSK demodulator, BitSync and all digital features if enabled.
Transmit	100	Same as FS mode + DDS, Interpolation filters, all up-conversion mixers, PA driver, PA and external PARS pin (pin 29) output for the PA choke.

TABLE 2-4: PIN CONFIGURATION VS. CHIP MODE

Chip Mode Pin	Sleep Mode	Standby Mode	FS Mode	Receive Mode	Transmit Mode	Comment
CSCON	Input	Input	Input	Input	Input	CSCON has priority over CSDAT.
CSDAT	Input	Input	Input	Input	Input	_
SDO ⁽⁴⁾	Output	Output	Output	Output	Output	Output only if $\overline{\text{CSCON}}$ or $\overline{\text{CSDAT}} = 0$.
SDI	Input	Input	Input	Input	Input	_
SCK	Input	Input	Input	Input	Input	_
IRQ0 ⁽³⁾	High-Z	Output ⁽¹⁾	Output ⁽¹⁾	Output	Output	_
IRQ1 ⁽³⁾	High-Z	Output ⁽¹⁾	Output ⁽¹⁾	Output	Output	_
DATA	Input	Input	Input	Output	Input	_
CLKOUT	High-Z	Output	Output	Output	Output	_
PLOCK	High-Z	Output ⁽²⁾	Output ⁽²⁾	Output ⁽²⁾	Output ⁽²⁾	_

- Note 1: High-Z if Continuous mode is activated; otherwise, Output.
 - 2: Output if LENPLL = 1; otherwise, High-Z.
 - **3:** Valid logic states must be applied to inputs at all times to avoid unwanted leakage currents. Suggestions for designers to:
 - · Use external pull down resistor.
 - Tri-state the microcontroller interrupt pin to output when setting the MRF89XA to sleep, then reverse
 when waking it up. Since the microcontroller is in control, this should be easy to do and not require
 an external pull down resistor.
 - **4:** The SDO pin defaults to a high impedance (High-Z) state when any of the CS pins is high (the MRF89XA is not selected).

2.7 Interrupt (IRQ0 and IRQ1) Pins

The Interrupt Requests (IRQ0 and IRQ1) pins 21 and 22 provide an interrupt signal to the host microcontroller from the MRF89XA. Interrupt requests are generated for the host microcontroller by pulling the IRQ0 (pin 21) or IRQ1 (pin 22) pin low or high based on the events and configuration settings of these interrupts. Interrupts must be enabled and unmasked before the IRQ pins are active. For detailed functional description of interrupts, see Section 3.8, Data Processing.

2.8 DATA Pin

After OOK or FSK demodulation, the baseband signal is available to the user on the DATA pin (pin 20), when Continuous mode is selected. Therefore, in Continuous mode, the host microcontroller directly accesses the NRZ data to or from the modulator or demodulator, respectively, on the bidirectional DATA pin. The SPI Data, FIFO, and packet handler are therefore inactive. In Buffered and Packet modes, the data is retrieved from the FIFO through the SPI.

During transmission, the DATA pin is configured as DATA (Data Out) and with the internal Transmit mode disabled; this manually modulates the data from the external host microcontroller. If the Transmit mode is enabled, this pin can be tied "high" or can be left unconnected.


During reception, the DATA pin is configured as DATA (Data In); this pin receives the data in conjunction with DCLK. The DATA pin (unused in packed mode) should be pulled up to VDD through a 100 k Ω resistor.

2.9 Transmitter

The transmitter chain is based on the same doubleconversion architecture and uses the same intermediate frequencies as the receiver chain. The main blocks include:

- A digital waveform generator that provides the I and Q baseband signals. This block includes digital-to-analog converters and anti-aliasing lowpass filters.
- A compound image-rejection mixer to up-convert the baseband signal to the first IF at one-ninth of the carrier frequency (f_{rf}), and a second image-rejection mixer to up-convert the IF signal to the RF frequency transmitter driver and power amplifier stages to drive the antenna port.

FIGURE 2-6: TRANSMITTER ARCHITECTURE BLOCK DIAGRAM



2.9.1 TRANSMITTER ARCHITECTURE

Figure 2-6 illustrates the transmitter architecture block diagram. The baseband I and Q signals are digitally generated by a DDS whose Digital-to-Analog Converters (DAC) followed by two anti-aliasing low-pass filters transform the digital signal into analog in-phase (I) and quadrature (Q) components whose frequency is the selected frequency deviation, and is set using the FDVAL<7:0> bits from FDEVREG<7:0>.

In FSK mode, the input data switches the relative phase of I and Q between -90° and +90° with continuous phase. The modulation is therefore performed at this initial stage, because the information contained in the phase difference is converted into a frequency shift when the I and Q signals are up-converted in the first mixer stage. This first up-conversion stage is duplicated to enhance image rejection. The FSK convention is such that:

$$DATA = 1 \rightarrow f_{rf} + f_{dev}$$


 $DATA = 0 \rightarrow f_{rf} - f_{dev}$


In OOK mode, the phase difference between the I and Q channels is kept constant (independent of the transmitted data). Thus, the first stage of up-conversion creates a fixed frequency signal at the low IF = f_{dev} (this explains why the transmitted OOK spectrum is offset by f_{dev}). OOK Modulation is accomplished by switching the PA and PA regulator stages ON and OFF. By convention:

$$DATA = 1 \rightarrow PAon$$

 $DATA = 0 \rightarrow PAoff$

After the interpolation filters, a set of four mixers combines the I and Q signals and converts them into a pair of complex signals at the second intermediate frequency, equal to one-eighth of the LO frequency, or one-ninth of the RF frequency. These two new I and Q signals are then combined and up-converted to the final RF frequency by two quadrature mixers fed by the LO signal. The signal is pre-amplified, and then the transmitter output is driven by a final power amplifier stage. The I and Q signal details are illustrated in Figure 2-7.





2.10 Receiver

The receiver is based on a superheterodyne architecture and comprises the following major blocks:

- An LNA that provides a low-noise RF gain followed by an RF band-pass filter.
- A first mixer, which down-converts the RF signal to an intermediate frequency equal to one-ninth of the carrier frequency (f_{rf} 100 MHz for 915 MHz signals).
- A variable gain first-IF preamplifier followed by two second mixers, which down-convert the first IF signal to I and Q signals at a low frequency (zero-IF for FSK, low-IF for OOK).
- A two-stage IF filter followed by an amplifier chain is available for both I and Q channels. Limiters at the end of each chain drive the I and Q inputs to the FSK demodulator function. An RSSI signal is also derived from the I and Q IF amplifiers to drive the OOK detector. The second filter stage in each channel can be configured as either a third-order Butterworth low-pass filter for FSK operation or an image reject polyphase band-pass filter for OOK operation.
- An FSK arctangent type demodulator driven from the I and Q limiter outputs, and an OOK demodulator driven by the RSSI signal. Either detector can drive a data and clock recovery function that provides matched filter enhancement of the demodulated data.

2.10.1 RECEIVER ARCHITECTURE

Figure 2-8 illustrates the receiver architecture block diagram. The first IF is one-ninth of the RF frequency (approximately 100 MHz). The second down-conversion down-converts the I and Q signals to baseband in the case of the FSK receiver (zero-IF) and to a low-IF (IF2) for the OOK receiver.

After the second down-conversion stage, the received signal is channel-select filtered and amplified to a level adequate for demodulation. Both FSK and OOK demodulation are available. Finally, an optional bit synchronizer (BitSync) is provided to supply a synchronous clock and data stream to a companion microcontroller in Continuous mode, or to fill the FIFO buffers with glitch-free data in Buffered mode.

Note: Image rejection is achieved using a SAW filter on the RF input.

FIGURE 2-8: RECEIVER ARCHITECTURE BLOCK DIAGRAM




FIGURE 2-9: FSK RECEIVER SETTING





FIGURE 2-10: OOK RECEIVER SETTING



2.11 Serial Peripheral Interface (SPI)

The MRF89XA communicates with the host microcontroller through a 4-wire SPI port as a slave device. An SPI-compatible serial interface allows the user to select, command, and monitor the status of the MRF89XA through the host microcontroller. All the registers are addressed through the specific addresses to control, configure, and read status bytes.

The SPI in the MRF89XA consists of the following two sub-blocks, as illustrated in Figure 2-11:

- SPI CONFIG: This sub-block is used in all data operation modes to read and write the configuration registers which control all the parameters of the chip (operating mode, frequency, and bit rate).
- SPI DATA: This sub-block is used in Buffered and Packet mode to write and read data bytes to and from the FIFO. (FIFO Interrupts can be used to manage the FIFO content).

Both of these SPIs are configured in Slave mode while the host microcontroller is configured as the master. They have separate selection pins (CSCON and CSDAT) but share the remaining pins:

- SCK (SPI Clock): Clock signal provided by the host microcontroller
- SDI (SPI Input): Data Input signal provided by the host microcontroller
- SDO (SPI Output): Data Output signal provided by the MRF89XA

As listed in Table 2-5, only one interface can be selected at a time, with CSCON having the priority:

TABLE 2-5: CONFIG VS. DATA SPI SELECTION

CSDAT	CSCON	SPI
0	0	CONFIG
0	1	DATA
1	0	CONFIG
1	1	None


All the parameters can be programmed and set through the SPI module. Any of these auxiliary functions can be disabled when it is not required. After power-on, all parameters are set to default values. The programmed values are retained during Sleep mode. The interface supports the read out of a status register, which provides detailed information about the status of the transceiver and the received data.

The MRF89XA supports SPI mode 0,0, which requires the SCK to remain idle in a low state. The CS pins, CSCON and CSDAT based on the mode (pin 14 and 15), must be held low to enable communication between the host microcontroller and the MRF89XA. The device's timing specification details are listed in Table 5-7. The SDO pin defaults to a high impedance (hi-Z) state when any of the CS pins is high (the MRF89XA is not selected). This pin has a tri-state buffer and uses a bus hold logic.

As the device uses byte writes, any of the Chip Select (CS) pins should be pulled low for 8 bits. Data bits on the SDI pin (pin 17) are shifted into the device upon the rising edge of the clock on the SCK pin (pin 18) whenever the CS pins are low. The maximum clock frequency for the SPI clock for CONFIG mode is 6 MHz. However, the maximum SPI Clock for DATA mode (to read/write FIFO) is 1 MHz. Data is received by the transceiver through the SDI pin and is clocked on the rising edge of SCK. The MRF89XA sends the data through the SDO pin and is clocked out on the falling edge of SCK. The Most Significant bit (MSb) is sent first in any data.

The SPI sequence diagrams are illustrated in Figure 2-12 through Figure 2-15.






2.11.1 SPI CONFIG

Write Register - To write a value into a Configuration register, the timing diagram illustrated in Figure 2-12 should be followed by the host microcontroller. The new value of the register is effective from the rising edge of CSCON.

When writing more than one register successively, it is not compulsory to toggle CSCON back high between two write sequences. The bytes are alternatively considered as address and value. In this instance, all new values become effective on the rising edge of CSCON.

FIGURE 2-12: WRITE REGISTER SEQUENCE




Note:

Read Register - To read the value of a Configuration register, the timing diagram illustrated in Figure 2-13 should be followed by the host microcontroller.

Note: When reading more than one register successively, it is not compulsory to toggle CSCON back high between two read sequences. The bytes are alternatively considered as address and value.

FIGURE 2-13: READ REGISTER SEQUENCE




2.11.2 SPI DATA

Write Byte (before/during TX) - To write bytes into the FIFO, the timing diagram illustrated in Figure 2-14 should be followed by the host microcontroller.

Note: It is compulsory to toggle CSDAT back high between each byte written. The byte is pushed into the FIFO on the rising edge of CSDAT.


FIGURE 2-14: WRITE BYTES SEQUENCE (EXAMPLE DIAGRAM FOR 2 BYTES)



Read Byte (after/during RX) - To read bytes from the FIFO, the timing diagram illustrated in Figure 2-15 should be followed by the host microcontroller.

Note: It is recommended to toggle CSDAT back high between each byte read.

FIGURE 2-15: READ BYTES SEQUENCE (EXAMPLE DIAGRAM FOR 2 BYTES)




2.12 FIFO and Shift Register (SR)

In Buffered and Packet modes of operation, data to be transmitted and data that has been received are stored in a configurable First In First Out (FIFO) buffer. The FIFO is accessed through the SPI data interface and provides several interrupts for transfer management.

The FIFO is 1 byte (8 bits) wide; therefore, it only performs byte (parallel) operations, whereas the demodulator functions serially. A shift register (SR) is therefore employed to interface the demodulator and the FIFO. In Transmit mode, it takes bytes from the FIFO and outputs them serially (MSB first) at the programmed bit rate to the modulator. Similarly, in Receive mode, the shift register gets bit-by-bit data from the demodulator and writes them byte-by-byte to the FIFO. This is illustrated in Figure 2-16.

FIGURE 2-16: FIFO AND SHIFT REGISTER



2.13 MRF89XA Configuration, Control and Status Registers

The memory in the MRF89XA transceiver is implemented as static RAM and is accessible through the SPI port. The memory configuration of the MRF89XA is illustrated in Figure 2-17 and Figure 2-18.

FIGURE 2-17: MRF89XA MEMORY SPACE




FIGURE 2-18: MRF89XA REGISTERS MEMORY MAP

	Register Name		Register Name
0x00	GCONREG	0x10	FILCREG
0x01	DMODREG	0x11	PFCREG
0x02	FDEVREG	0x12	SYNCREG
0x03	BRSREG	0x13	RSTSREG
0x04	FLTHREG	0x14	RSVREG
0x05	FIFOCREG	0x15	OOKCREG
0x06	R1CREG	0x16	SYNCV31REG
0x07	P1CREG	0x17	SYNCV23REG
0x08	S1CREG	0x18	SYNCV15REG
0x09	R2CREG	0x19	SYNCV07REG
0x0A	P2CREG	0x1A	TXCONREG
0x0B	S2CREG	0x1B	CLKOREG
0x0C	PACREG	0x1C	PLOADREG
0x0D	FTXRXIREG	0x1D	NADDSREG
0x0E	FTPRIREG	0x1E	PKTCREG
0x0F	RSTHIREG	0x1F	FCRCREG

The MRF89XA registers handle command, configuration, control, status, or data/FIFO fields as listed in Table 2-6. The registers operate on parameters common to transmit and receive modes, Interrupts, Sync pattern, crystal oscillator, and packets.

The FIFO serves as a buffer for data transmission and reception. There is a shifted register (SR) to handle bit shifts for the FIFO during transmission and reception. POR sets default values in all Configuration/Control/ Status registers.

TABLE 2-6: CONFIGURATION/CONTROL/STATUS REGISTER DESCRIPTION

General C	General Configuration Registers: Size – 13 Bytes, Start Address – 0x00				
Register Address	Register Name	Register Description	Related Control Functions		
0x00	GCONREG	General Configuration Register	Transceiver mode, frequency band selection, VCO trimming, PLL frequency dividers selection		
0x01	DMODREG	Data and Modulation Configuration Register	Modulation type, Data mode, OOK threshold type, IF gain		
0x02	FDEVREG	Frequency Deviation Control Register	Frequency deviation in FSK Transmit mode		
0x03	BRSREG	Bit Rate Set Register	Operational bit rate		
0x04	FLTHREG	Floor Threshold Control Register	Floor threshold in OOK Receive mode		
0x05	FIFOCREG	FIFO Configuration Register	FIFO size and threshold		
0x06	R1CREG	R1 Counter Set Register	Value input for R1 counter		
0x07	P1CREG	P1 Counter Set Register	Value input for P1 counter		
0x08	S1CREG	S1 Counter Set Register	Value input for S1 counter		
0x09	R2CREG	R2 Counter Set Register	Value input for R2 counter		
0x0A	P2CREG	P2 Counter Set Register	Value input for P2 counter		
0x0B	S2CREG	S2 Counter Set Register	Value input for S2 counter		
0x0C	PACREG	Power Amplifier Control Register	Ramp Control of PA regulator output voltage in OOK		

Interrupt C	Interrupt Configuration Registers: Size – 3 Bytes, Start Address – 0x0D				
Register Address	Register Name	Register Description	Related Control Functions		
0x0D	FTXRXIREG	FIFO, Transmit and Receive Interrupt Request Configuration Register	Interrupt request (IRQ0 and IRQ1) in Receive mode, interrupt request (IRQ1) in Transmit mode, interrupt request for FIFO full, empty and overrun		
0x0E	FTPRIREG	FIFO Transmit PLL and RSSI Interrupt Configuration Register	FIFO fill method, FIFO fill, interrupt request (IRQ0) for transmit start, interrupt request for RSSI, PLL lock enable and status		
0x0F	RSTHIREG	RSSI Threshold Interrupt Request Configuration Register	RSSI threshold for interrupt		

Receiver 0	Receiver Configuration Registers: Size – 6 Bytes, Start Address – 0x10				
Register Address	Register Name	Register Description	Related Control Functions		
0x10	FILCREG	Filter Configuration Register	Passive filter bandwidth selection, sets the receiver bandwidth (Butterworth filter)		
0x11	PFCREG	Polyphase Filter Configuration Register	Selects the central frequency of the polyphase filter		
0x12	SYNCREG	Sync Control Register	Enables polyphase filter (in OOK receive mode, bit synchronizer control, Sync Word recognition, Sync Word size, Sync Word error		
0x13	RESVREG	Reserved Register	Reserved for future use		

TABLE 2-6: CONFIGURATION/CONTROL/STATUS REGISTER DESCRIPTION (CONTINUED)

Receiver (Receiver Configuration Registers: Size – 6 Bytes, Start Address – 0x14				
Register Address	Register Name	Register Description	Related Control Functions		
0x14	RSTSREG	RSSI Status Read Register	RSSI output		
0x15	OOKCREG	OOK Configuration Register	RSSI threshold size in OOK demodulator, RSSI threshold period in OOK demodulator, cut-off frequency of the OOK threshold in demodulator		

Sync Wor	Sync Word Configuration Registers: Size – 4 Bytes, Start Address – 0x16				
Register Address	Register Name	Register Description	Related Control Functions		
0x16	SYNCV31REG	Sync Value 1 st Byte Configuration Register	Configuring first byte of the 32-bit Sync Word		
0x17	SYNCV23REG	Sync Value 2 nd Byte Configuration Register	Configuring second byte of the 32-bit Sync Word		
0x18	SYNCV15REG	Sync Value 3 rd Byte Configuration Register	Configuring third byte of the 32-bit Sync Word		
0x19	SYNCV07REG	Sync Value 4 th Byte Configuration Register	Configuring fourth byte of the 32-bit Sync Word		

Transmitte	Transmitter Configuration Registers: Size – 1 Byte, Start Address – 0x1A							
Register Address	Register Name	Register Description	Related Control Functions					
0x1A	TXCONREG	Transmit Configuration Register	Transmit interpolation cut-off frequency, power output					
Oscillator	Configuration F	Registers: Size – 1 Byte, Start Address – 0	iv1R					
Oscillator	Configuration	registers. Size – 1 byte, Start Address – 0						
Register Address	Register Name	Register Description	Related Control Functions					
0x1B	CLKOREG	Clock Output Control Register	Clock-out control, frequency					

Packet Ha	Packet Handling Configuration Registers: Size – 4 Bytes, Start Address – 0x1C						
Register Address	Register Name	Redister Description Related Control Flinct					
0x1C	PLOADREG	Payload Configuration Register	Enable Manchester encoding/decoding, payload length				
0x1D	NADDSREG	Node Address Set Register	Node's local address for filtering of received packets				
0x1E	PKTCREG	Packet Configuration Register	Packet format, size of the preamble, whitening, CRC on/off, address filtering of received packets, CRC status				
0x1F	FCRCREG	FIFO CRC Configuration Register	FIFO auto-clear (if CRC failed), FIFO access				

2.14 General Configuration Registers

2.14.1 GENERAL CONFIGURATION REGISTER DETAILS

REGISTER 2-1: GCONREG: GENERAL CONFIGURATION REGISTER (ADDRESS:0X00) (POR:0X28)

R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0
CMOD<2:0>		FBS<1:0>		VCOT<1:0>		RPS	
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7-5 CMOD<2:0>: Chip Mode bits

These bits select the mode of operation of the transceiver.

111 = Reserved; do not use

110 = Reserved; do not use

101 = Reserved; do not use

100 = Transmit mode

011 = Receive mode

010 = Frequency Synthesizer mode

001 = Standby mode (default)

000 = Sleep mode

bit 4-3 **FBS<1:0>:** Frequency Band Select bits

These bits set the frequency band to be used in Sub-GHz range.

11 = Reserved

10 = 950-960 MHz or 863-870 MHz (application circuit dependent)

01 = 915-928 MHz (default)

00 **= 902-915** MHz

bit 2-1 **VCOT<1:0>:** TX bits

For each AFC cycle run, these bits toggle between logic '1' and logic '0'.

11 = Vtune + 180 mV typ

10 = Vtune + 120 mV typ

01 = Vtune + 60 mV typ

00 = Vtune determined by tank inductors values (default)

bit 0 RPS: RPS Select bit

This bit selects between the two sets of frequency dividers of the PLL, Ri/Pi/Si. For more information, see **Section 3.2.7**, **Frequency Calculation**.

1 = Enable R2/P2/S2 set

0 = Enable R1/P1/S1 set (default)

2.14.2 DATA AND MODULATION CONFIGURATION REGISTER DETAILS

REGISTER 2-2: DMODREG: DATA AND MODULATION CONFIGURATION REGISTER (ADDRESS:0X01) (POR:0X88)

R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0
MODSE	MODSEL<1:0> DMODE0 OOKTYP<1:0>		DMODE1	IFGAIN<1:0>			
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	n = Value at POR '1' = Bit is set		x = Bit is unknown		
r = Reserved					

bit 7-6 **MODSEL<1:0>:** Modulation Type Selection bits

These bits set the type of modulation to be used in Sub-GHz range.

11 = Reserved

10 = FSK (default)

01 **= OOK**

00 = Reserved

bit 5 **DMODE0:** Data Mode 0 bit⁽¹⁾

Setting this bit selects the data operational mode as LSB. Use this bit with DMODE1 to select the operational mode.

0 = Default

bit 4-3 **OOKTYP<1:0>:** OOK Demodulator Threshold Type bits

The combination of these bits selects the Demodulator Threshold Type for operation.

11 = Reserved

10 = Average Mode

01 = Peak Mode (default)

00 = Fixed threshold mode

bit 2 **DMODE1**: Data Mode 1 bit⁽¹⁾

Setting this bit selects the data operational mode as MSB. Use this bit with DMODE0 to select the operational mode.

0 = Default

bit 1-0 **IFGAIN<1:0>:** IF Gain bits.

Selects gain on the IF chain.

11 = -13.5 dB

10 = -9 dB

01 = -4.5 dB

00 = 0 dB (maximal gain) (default)

Note 1: The combination of DMODE1:DMODE0 selects the Data Operation mode. See Table 2-7 for the available Data Operation mode settings.

TABLE 2-7: DATA OPERATION MODE SETTINGS

Data Operation Mode	DMODE1	DMODE0	
Continuous (default mode)	0	0	
Buffered	0	1	
Packet	1	x (x = 0/1)	

2.14.3 FREQUENCY DEVIATION CONTROL REGISTER DETAILS

REGISTER 2-3: FDEVREG: FREQUENCY DEVIATION CONTROL REGISTER (ADDRESS:0X02) (POR:0X03)

	•		·					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	
FDVAL<7:0>								
bit 7							bit 0	

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
r = Reserved					

bit 7-0 **FDVAL<7:0>:** Frequency Deviation Value bits

The bits indicate single side frequency deviation (in bit value) in FSK Transmit mode.

FDVAL = 00000011 $\geq f_{dev}$ = 100 kHz (default)

$$f_{dev} = \frac{f_{xtal}}{(32 \times (FDVAL + 1))}$$

Where,

FDVAL is the value in the register and has the range from $0 \le \text{FDVAL} \le 255$. Refer to **Section 3.3.3**, **fdev Setting in FSK Mode** and **Section 3.3.4**, **fdev Setting in OOK Mode** for more information on the f_{dev} setting for FSK and OOK modes.

Note 1: f_{dev} is used throughout the data sheet to understand the term frequency deviation and is calculated using FDVAL<7:0> from FDEVREG.

2.14.4 BIT RATE SET REGISTER DETAILS

REGISTER 2-4: BRSREG: BIT RATE SET REGISTER (ADDRESS:0x03) (POR:0x07)

r	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1
_				BRVAL<6:0>			
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7 Reserved: Reserved bit; do not use

0 = Reserved (default)

bit 6-0 BRVAL<6:0>: Bit Rate Value bits

These bits set the bit rate (in bit value) of:

$$BitRate = \frac{f_{xtal}}{(64(BRVAL + 1))}$$

BRVAL<6:0> = 0000111 ≥ Bit Rate = 25 kbps NRZ (default)

Where, BRVAL is the value in the register and has the range from $0 \le BRVAL \le 127$.

Note 1: The Bit Rates are good for crystal frequency of 12.8 MHz which is taken as a reference throughout the data sheet.

2.14.5 FLOOR THRESHOLD CONTROL REGISTER DETAILS

REGISTER 2-5: FLTHREG: FLOOR THRESHOLD CONTROL REGISTER (ADDRESS:0x04) (POR:0x0C)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	
FTOVAL<7:0>								
bit 7							bit 0	

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
r = Reserved						

bit 7-0 FTOVAL<7:0>: Floor Threshold OOK Value bits

The bits indicate Floor threshold in OOK receive mode.

FTOVAL<7:0> = $00001100 \ge 6 \text{ dB (default)}$

FTOVAL assumes 0.5 dB RSSI Step

2.14.6 FIFO CONFIGURATION REGISTER DETAILS

REGISTER 2-6: FIFOCREG: FIFO CONFIGURATION REGISTER (ADDRESS:0x05) (POR:0x0F)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1
FSIZE	<1:0>	FTINT<5:0>					
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
r = Reserved						

bit 7-6 FSIZE<1:0>: FIFO Size Selection bits

These bits set the size or number of FIFO locations.

11 = 64 bytes

10 = 48 bytes

01 **= 32** bytes

00 = 16 bytes (default)

bit 5-0 FTINT<5:0>: FIFO Threshold Interrupt bits

Setting these bits selects the FIFO threshold for interrupt source. Refer to **Section 3.6.2**, **Interrupt Sources and Flags** for more information.

FTINT<5:0> = 001111 (default)

The behavior of the FIFO_THRESHOLD interrupt source depends on the running mode (TX, RX, or Standby mode).

2.14.7 R1 COUNTER SET REGISTER DETAILS

REGISTER 2-7: R1CREG: R1 COUNTER SET REGISTER (ADDRESS:0x06) (POR:0x77)

R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1			
	R1CVAL<7:0>									
bit 7							bit 0			

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
r = Reserved						

bit 7-0 R1CVAL<7:0>: R1 Value bits

These bits indicate the value in R1 counter to generate carrier frequencies in FSK mode. R1CVAL<7:0> = 0x77 (default)

R1CVAL is activated if RPS = 0 in GCONREG. Also, default values R1, P1, and S1 generate 915 MHz in FSK Mode.

2.14.8 P1 COUNTER SET REGISTER DETAILS

REGISTER 2-8: P1CREG: P1 COUNTER SET REGISTER (ADDRESS:0x07) (POR:0x64)

R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0		
P1CVAL<7:0>									
bit 7	bit 7 bit 0								

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
r = Reserved						

bit 7-0 P1CVAL<7:0>: P1 Value bits

These bits indicate the value in P1 counter to generate carrier frequencies in FSK mode. P1CVAL<7:0> = 0x64 (default)

P1CVAL is activated if RPS = 0 in GCONREG. Also, default values R1, P1, and S1 generate 915 MHz in FSK Mode.

2.14.9 S1 COUNTER SET REGISTER DETAILS

REGISTER 2-9: S1CREG: S1 COUNTER SET REGISTER (ADDRESS:0x08) (POR:0x32)

				•		, ,			
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0		
S1CVAL<7:0>									
bit 7							bit 0		

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
r = Reserved						

bit 7-0 S1CVAL<7:0>: S1 Value bits

These bits indicate the value in S1 counter to generate carrier frequencies in FSK mode. S1CVAL<7:0> = 0x32 (default)

S1CVAL is activated if RPS = 0 in GCONREG. Also, default values R1, P1, and S1 generate 915 MHz in FSK Mode.

2.14.10 R2 COUNTER SET REGISTER DETAILS

REGISTER 2-10: R2CREG: R2 COUNTER SET REGISTER (ADDRESS:0x09) (POR:0x74)

R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0		
R2CVAL<7:0>									
bit 7 bit									

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
r = Reserved						

bit 7-0 R2CVAL<7:0>: R2 Value bits

These bits indicate the value in R2 counter to generate carrier frequencies in FSK mode. R2CVAL<7:0> = 0x74 (default)

R2CVAL is activated if RPS = 1 in GCONREG. Also, default values R2, P2, and S2 generate 920 MHz in FSK Mode.

2.14.11 P2 COUNTER SET REGISTER DETAILS

REGISTER 2-11: P2CREG: P2 COUNTER SET REGISTER (ADDRESS:0x0A) (POR:0x62)

R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	
P2CVAL<7:0>								
bit 7							bit 0	

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown		
r = Reserved					

bit 7-0 **P2CVAL<7:0>:** P2 Value bits

These bits indicate the value in P2 counter to generate carrier frequencies in FSK mode.

P2CVAL<7:0> = 0x62 (default)

P2CVAL is activated if RPS = 1 in GCONREG. Also, default values R2, P2, and S2 generate 920 MHz in FSK Mode.

2.14.12 S2 COUNTER SET REGISTER DETAILS

REGISTER 2-12: S2CREG: S2 COUNTER SET REGISTER (ADDRESS:0x0B) (POR:0x32)

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1	R/W-1
S2CVAL<7:0>							
bit 7				_			bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
r = Reserved					

bit 7-0 **S2CVAL<7:0>:** S2 Value bits

These bits indicate the value in S2 counter to generate carrier frequencies in FSK mode. S2CVAL<7:0> = 0x32 (default).

S2CVAL is activated if RPS = 1 in GCONREG. Also, default values R2, P2, and S2 generate 920 MHz in FSK Mode.

2.14.13 POWER AMPLIFIER CONTROL REGISTER DETAILS

REGISTER 2-13: PACREG: POWER AMPLIFIER CONTROL REGISTER (ADDRESS:0x0C) (POR:0x38)

r	r	r	R/W-1	R/W-1	r	r	r
_	_	_	PARC-	<1:0>	_	_	_
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
r = Reserved				

bit 7-5 Reserved: Reserved bits; not for use; needs to be a non-zero value

001 = Reserved (default)

bit 4-3 PARC<1:0>: Power Amplifier Ramp Control bits

These bits control the RAMP rise and fall times of the TX PA regulator output voltage in OOK mode.

 $11 = 23 \mu s (default)$

10 = 15 µs

01 = 8.5 µs

 $00 = 3 \mu s$

bit 2-0 Reserved: Reserved bits; do not use

000 = Reserved (default)

2.15 Interrupt Configuration Registers

2.15.1 FIFO TRANSMIT AND RECEIVE INTERRUPT REQUEST CONFIGURATION REGISTER DETAILS

REGISTER 2-14: FTXRXIREG: FIFO TRANSMIT AND RECEIVE INTERRUPT REQUEST CONFIGURATION REGISTER (ADDRESS:0x0D) (POR:0x00)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQ0RX	(S<1:0>	IRQ1RX	(S<1:0>	IRQ1TX	FIFOFULL	FIFOEMPTY	FOVRRUN
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7-6 IRQ0RXS<1:0>: IRQ0 Receive Standby bits

These bits control the IRQ0 source in Receive and Standby modes:

If DMODE1:DMODE0 = 00 → Continuous Mode (default)

11 = SYNC

10 = SYNC

01 = RSSI

00 = Sync (default)

If DMODE1:DMODE0 = 01 → Buffered Mode

11 = SYNC

10 = FIFOEMPTY(1)

01 = WRITEBYTE

00 = - (default)

If DMODE1:DMODE0 = 1x → Packet Mode

11 = SYNC or ARDSMATCH⁽³⁾ (if address filtering is enabled)

 $10 = \overline{\text{FIFOEMPTY}^{(1)}}$

01 = WRITEBYTE

00 = PLREADY(2) (default)

bit 5-4 IRQ1RXS<1:0>: IRQ1 Receive Standby bits

These bits control the IRQ1 source in Receive and Standby modes:

If DMODE1:DMODE0 = 00 → Continuous Mode (default)

xx = DCLK

If DMODE1:DMODE0 = 01 → Buffered Mode

11 = FIFO_THRESHOLD(1)

10 = RSSI

01 = FIFOFULL(1)

00 = - (default)

If DMODE1:DMODE0 = 1x → Packet Mode

11 = FIFO_THRESHOLD(1)

10 = RSSI

01 = FIFOFULL(1)

00 = CRCOK (default)

Note 1: This mode is also available in Standby mode.

2: PLREADY = Payload ready

3: ADRSMATCH = Address Match

REGISTER 2-14: FTXRXIREG: FIFO TRANSMIT AND RECEIVE INTERRUPT REQUEST CONFIGURATION REGISTER (ADDRESS:0x0D) (POR:0x00) (CONTINUED)

bit 3 IRQ1TX: Transmit IRQ1 bit

This bit selects IRQ1 as source in Transmit mode.

If DMODE1:DMODE0 = 00 → Continuous Mode (default):

x = DCLK

If DMODE1:DMODE0 = 01 → Buffered Mode or 1x → Packet Mode:

1 = TXDONE

0 = FIFOFULL (default)

bit 2 FIFOFULL: FIFO Full bit

This bit indicates FIFO Full through the IRQ source.

1 = FIFO full 0 = FIFO not full

bit 1 **FIFOEMPTY:** FIFO Empty bit

This bit indicates FIFO empty through the IRQ source.

1 = FIFO not Empty 0 = FIFO Empty

bit 0 FOVRRUN: FIFO Overrun Clear bit

This bit indicates if FIFO overrun occurred.

1 = FIFO Overrun occurred0 = No FIFO Overrun occurred

Writing a '1' for this bit clears the flag and the FIFO.

Note 1: This mode is also available in Standby mode.

2: PLREADY = Payload ready

3: ADRSMATCH = Address Match

2.15.2 FIFO TRANSMIT PLL AND RSSI INTERRUPT REQUEST CONFIGURATION REGISTER DETAILS

REGISTER 2-15: FTPRIREG: FIFO TRANSMIT PLL AND RSSI INTERRUPT REQUEST CONFIGURATION REGISTER (ADDRESS:0x0E) (POR:0x01)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
Ī	FIFOFM	FIFOFSC	TXDONE	IRQ0TXST	ENRIRQS	RIRQS	LSTSPLL	LENPLL
I	bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7 FIFOFM: FIFO Filling Method bits

This bit decides the method of filling the FIFO (supports Buffered mode only).

1 = Manually controlled by FIFO fill

0 = Automatically starts when a Sync Word is detected (default)

bit 6 FIFOFSC: FIFO Filling Status or Control bits

This bit indicates the status of FIFO filling and also controls the filling up of the FIFO (supports Buffered mode only).

STATUS: Reading (FIFOFM = 0)

1 = FIFO getting filled (→ Sync Word has been detected)

0 = FIFO filling completed/stopped

CONTROL: Writing (FIFOFM = 1), clears the bit and waits for a new Sync Word (FOVRCLR = 0)

1 = Start filling the FIFO

0 = Stop filling the FIFO

bit 5 **TXDONE:** Transmit Done bit

This bit selects TXDONE as the corresponding IRQ source.

1 = TXDONE (goes high when the last bit has left the shift register)

0 = TX still in process

bit 4 IRQ0TXST: Transmit Start with IRQ0 bit

This bit indicates transmit start condition with IRQ0 as source.

If DMODE1:DMODE0 = 01 → Buffered Mode:

1 = Transmit starts if FIFO is not empty, IRQ0 mapped to FIFOEMPTY

0 = Transmit starts if FIFO is full, IRQ0 mapped to FIFOEMPTY (default)

If DMODE1:DMODE0 = 1x → Packet Mode:

1 = Transmit starts if FIFO is not empty, IRQ0 mapped to FIFOEMPTY

0 = Start transmission when the number of bytes in the FIFO is greater than or equal to the threshold set by the FTINT<5:0> bits (FIFOCREG<5:0), IRQ0 mapped to FIFO THRESHOLD

bit 3 ENRIRQS: Enables RSSI IRQ source

1 = Set bit to '1' (Required. It can be enabled at any time, and the user can choose to map this interrupt to IRQ0/IRQ1 or not.)

0 = Reserved (Default. Setting this bit to '0' disables the RSSI IRQ source.)

bit 2 RIRQS: RSSI IRQ Source

This bit indicates IRQ source as RSSI.

1 = Detected signal is above the value determined by the RTIVAL<7:0> bits (RSTHIREG<7:0>).

0 = Detected signal is less than the value determined by the RTIVAL<7:0> bits (RSTHIREG<7:0>).

Writing a '1' for this bit clears RIRQS.

bit 1 LSTSPLL: Lock Status of PLL bit

1 = PLL locked (lock detected)

0 = PLL not locked

Writing a '1' for this bit clears LSTSPLL.

REGISTER 2-15: FTPRIREG: FIFO TRANSMIT PLL AND RSSI INTERRUPT REQUEST CONFIGURATION REGISTER (ADDRESS:0x0E) (POR:0x01) (CONTINUED)

bit 0 LENPLL: Lock Enable of PLL bit

1 = PLL lock detect enabled (default)

0 = PLL lock detect disabled

The PLL lock detect flag is mapped to the PLOCK pin (pin 23), and pin 23 is a High-Z pin.

2.15.3 RSSI THRESHOLD INTERRUPT REQUEST REGISTER DETAILS

REGISTER 2-16: RSTHIREG: RSSI THRESHOLD INTERRUPT REQUEST CONFIGURATION REGISTER (ADDRESS:0x0F) (POR:0x00)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RTIVA	L<7:0>			
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared $x = Bit$ is unknown	
r = Reserved			

bit 7-0 RTIVAL<7:0>: RSSI Threshold for Interrupt Value bits

These bits indicate the RSSI threshold value for interrupt request.

RTIVAL<7:0> = 00000000 (default)

2.16 Receiver Configuration Registers

2.16.1 FILTER CONFIGURATION REGISTER DETAILS

REGISTER 2-17: FILCREG: FILTER CONFIGURATION REGISTER (ADDRESS:0x10) (POR:0xA3)

R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
	PASFIL	_V<3:0>			BUTFIL	.V<3:0>	
bit 7							bit 0

R = Readable bit	W = Writable bit	= Writable bit U = Unimplemented bit, read as '0'	
-n = Value at POR	Value at POR '1' = Bit is set		x = Bit is unknown
r = Reserved			

bit 7-4 PASFILV<3:0>: Passive Filter Value bits

These bits indicate the typical single sideband bandwidth of the passive low-pass filter.

1111 = 987 kHz

1110 = 676 kHz

1101 **= 514 kHz**

1100 **= 458 kHz**

1011 **= 414 kHz**

1010 = 378 kHz (default)

1001 **= 321 kHz**

1000 = 262 kHz

0111 = 234 kHz

0110 **= 211 kHz**

0101 = **184** kHz

0100 = **157** kHz 0011 = **137** kHz

0010 **= 109 kHz**

0001 **= 82 kHz**

0000 **= 65 kHz**

bit 3-0 **BUTFILV<3:0>:** Butterworth Filter Value bits

These bits set the receiver bandwidth both in FSK and OOK mode.

BUTFILV<3:0> = 0011 $\rightarrow f_c - f_o$ = 100 kHz (default)

$$f_c = f_o + 200 \text{ kHz*} \left(\frac{f_{xtal}MHz}{12.8MHz} \right)^* \left(\frac{1 + val(BUTFILV)}{8} \right)$$

Where.

BUTFILV <3:0> is the value in the register

 f_c is the cut-off frequency

 f_o is the local oscillator frequency (center frequency)

 f_{xtal} is the crystal oscillator frequency

Note: $f_c - f_o = 100$ kHz only when $f_{xtal} = 12.8$ MHz.

2.16.2 POLYPHASE FILTER CONFIGURATION REGISTER DETAILS

REGISTER 2-18: PFCREG: POLYPHASE FILTER CONFIGURATION REGISTER (ADDRESS:0x11) (POR:0x38)

R/W-0	R/W-0	R/W-1	R/W-1	r	r	r	r
	POLCF	V<3:0>		_	_	_	_
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
r = Reserved					

bit 7-4 **POLCFV<3:0>:** Polyphase Center Frequency Value bits

These bits indicate the center frequency of the polyphase filter (typically recommended to 100 kHz). POLCFV<3:0> = 0011 \Rightarrow f_o = 100 kHz (default)

$$f_o = 200 \ kHz^* \left(\frac{f_{xtal}MHz}{12.8MHz}\right)^* \left(\frac{1 + val(POLCFV)}{8}\right)$$

Where,

POLCFV <3:0> is the value in the register.

 f_c is the cut-off frequency.

 f_o is the local oscillator frequency (center frequency).

 f_{xtal} is the crystal oscillator frequency.

bit 3-0 **Reserved<3:0>:** Reserved bits; do not use; needs to be a non-zero value

1000 = Reserved (default)

2.16.3 SYNC CONTROL REGISTER DETAILS

REGISTER 2-19: SYNCREG: SYNC CONTROL REGISTER (ADDRESS:0x12) (POR:0x18)

R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	r
POLFILEN	BSYNCEN	SYNCREN	SYNCW	/SZ<1:0>	SYNCTE	EN<1:0>	_
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
r = Reserved					

bit 7 **POLFILEN:** Polyphase Filter Enable bit

This bit enables the polyphase filter in OOK Receive mode.

1 = Polyphase filter enabled

0 = Polyphase filter disabled (default)

bit 6 BSYNCEN: Bit Synchronizer Enable bit

This bit controls the enabling and disabling of the bit synchronizer in Continuous receive mode.

1 = Bit Synchronizer disabled

0 = Bit Synchronizer enabled (default)

bit 5 SYNCREN: SYNC Word Recognition Enable bit

1 = ON

0 = OFF (default)

bit 4-3 **SYNCWSZ<1:0>:** SYNC Word Size bit

11 = 32 bits (default)

10 = 24 bits

01 = 16 bits

00 **= 8 bits**

bit 2-1 **SYNCTEN<1:0>:** SYNC Word Tolerated Error Numbers

These bits indicate the number of errors tolerated in the SYNC Word recognition.

11 **= 3** Errors

10 **= 2 Errors**

01 **= 1 Errors**

00 = 0 Errors (default)

bit 0 Reserved: Reserved bit; do not use

0 = Reserved (default)

2.16.4 RESERVED REGISTER DETAILS

REGISTER 2-20: RESVREG: RESERVED REGISTER (ADDRESS:0x13) (POR:0x07)

r	r	r	r	r	r	r	r
							'
_	_	_	_	_	_	_	_
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
r = Reserved					

bit 7-0 **Reserved:** Reserved bits; do not use; needs to be a non-zero value 00000111 = Reserved (default)

2.16.5 RSSI STATUS READ REGISTER DETAILS

REGISTER 2-21: RSTSREG: RSSI STATUS READ REGISTER⁽¹⁾ (ADDRESS:0x14)

R-0	R-0	R-1	R-0	R-1	R-0	R-0	R-0
RSSIVAL<7:0>							
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
r = Reserved					

bit 7-0 RSSIVAL<7:0>: RSSI Value bits

These read-only bits indicate the RSSI output, and each unit bit corresponds to 0.5 dB.

General Formula for RSSI:

RSSI[dBm] = +0.55*RSSIVAL - 118.5 [dBm]

Note 1: POR is not applicable to this read-only register.

2.16.6 OOK CONFIGURATION REGISTER DETAILS

REGISTER 2-22: OOKCREG: OOK CONFIGURATION REGISTER (ADDRESS:0x15) (POR:0x00)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	OOKTHSV<2:0>			OOKTHPV<2:0)>	OOKATI	HC<1:0>
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
r = Reserved					

bit 7-5 OOKTHSV<2:0>: OOK Threshold Step Value bits

These bits set the size of each decrement of the RSSI threshold in the OOK demodulator.

111 = 6.0 dB

110 = 5.0 dB

101 = 4.0 dB

 $100 = 3.0 \, dB$

011 = 2.0 dB

 $010 = 1.5 \, dB$

001 = 1.0 dB 000 = 0.5 dB (default)

bit 4-2 **OOKTHPV<2:0>:** OOK Threshold Period Value bits

These bits set the period of decrement of the RSSI threshold in the OOK demodulator.

111 = 16 times in each chip period

110 = 8 times in each chip period

101 = 4 times in each chip period

100 = twice in each chip period

011 = once in each 8 chip periods

010 = once in each 4 chip periods

001 = once in each 2 chip periods

000 = once in each chip period (default)

bit 1-0 OOKATHC<1:0>: OOK Average Threshold Cut-off bits

These bits set the cut-off frequency of the averaging for the average mode of the OOK threshold in the demodulator.

 $11 = f_c \sim BR/32.\pi^{(1)}$

10 = Reserved; do not use

01 = Reserved; do not use

00 = f_c ~ BR/8.π (default)⁽¹⁾

Note 1: BR is the bit rate (for more information, refer to BRSREG (Register 2-22)).

2.17 **Sync Word Configuration Registers**

SYNC VALUE FIRST BYTE SET REGISTER DETAILS 2.17.1

REGISTER 2-23: SYNCV31REG: SYNC VALUE FIRST BYTE CONFIGURATION REGISTER (ADDRESS:0x16) (POR:0x00)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCV<31:24>							
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
r = Reserved				

bit 7-0 SYNCV<31:24>: SYNC First Byte Value bits

These bits are to be set to configure the first byte of the SYNC Word. SYNCV<31:24> = 00000000 (default)

2.17.2 SYNC VALUE SECOND BYTE SET REGISTER DETAILS

REGISTER 2-24: SYNCV23REG: SYNC VALUE SECOND BYTE CONFIGURATION REGISTER (ADDRESS:0x17) (POR:0x00)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCV<23:16>							
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
r = Reserved				

bit 7-0 SYNCV<23:16>: SYNC Second Byte Value bits

These bits are to be set to configure the second byte of the SYNC Word.

SYNCV<23:16> = 00000000 (default)

2.17.3 SYNC VALUE THIRD BYTE SET REGISTER DETAILS

REGISTER 2-25: SYNCV15REG: SYNC VALUE THIRD BYTE CONFIGURATION REGISTER (ADDRESS:0x18) (POR:0x00)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCV<15:8>							
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
r = Reserved					

bit 7-0 **SYNCV<15:8>:** SYNC Third Byte Value bits

These bits are to be set to configure the third byte of the SYNC Word.

SYNCV<15:8> = 00000000 (default)

2.17.4 SYNC VALUE FOURTH BYTE SET REGISTER DETAILS

REGISTER 2-26: SYNCV07REG: SYNC VALUE FOURTH BYTE CONFIGURATION REGISTER (ADDRESS:0x19) (POR:0x00)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	SYNCV<7:0>							
bit 7							bit 0	

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
r = Reserved				

bit 7-0 **SYNCV<7:0>:** SYNC Fourth Byte Value bits

These bits are to be set to configure the fourth byte of the SYNC Word.

SYNCV<7:0> = 00000000 (default)

Transmitter Configuration Registers 2.18

2.18.1 TRANSMIT PARAMTER CONFIGURATION REGISTER DETAILS

TXCONREG: TRANSMIT PARAMETER CONFIGURATION REGISTER REGISTER 2-27: (ADDRESS:0x1A) (POR:0x7C)

R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	r
	TXIPO	DLFV<3:0>			TXOPVAL<2:0	0>	_
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
r = Reserved					

bit 7-4 TXIPOLFV<3:0>: Transmission Interpolation Filter Cut Off Frequency Value bits

These bits control the cut-off frequency (f_c) of the interpolation filter in the transmission path.

TXIPOLFV<3:0> = 0111 $\rightarrow f_c$ = 200 kHz (default)

$$f_c = 200 \text{ kHz*} \left(\frac{f_{xtal}MHz}{12.8MHz} \right)^* \left(\frac{val((TXIPOLFV) + 1)}{8} \right)$$

Where.

TXIPOLFV <3:0> is the value in the register.

 f_c is the cut-off frequency.

 f_o is the local oscillator frequency (center frequency).

 f_{xtal} is the crystal oscillator frequency.

bit 3-1 TXOPVAL<2:0>: Transmit Output Power Value bits (1 step ≈ 3dB)

111 = -8 dBm

110 **= -5 dBm**

101 = -2 dBm

100 **= 1 dBm**

011 = 4 dBm

010 = 7 dBm

001 = 10 dBm (default)

000 **= 13 dBm**

bit 0 Reserved: Reserved bit; do not use

0 = Reserved (default)

2.19 Oscillator Configuration Registers

2.19.1 CLOCK OUTPUT CONTROL REGISTER DETAILS

REGISTER 2-28: CLKOUTREG: CLOCK OUTPUT CONTROL REGISTER (ADDRESS:0x1B) (POR:0xBC)

R/W-1	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	r	r
CLKOCNTRL		CLKOFREQ<4:0>				_	_
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown		
r = Reserved				

bit 7 CLKOCNTRL: Clock Output Control bit

This bit enables the Clock Output from the transceiver.

1 = Enabled (default), Clock frequency set by Clkout_freq (default)

0 = Disabled

bit 6-2 **CLKOFREQ<4:0>:** Clock Out Frequency bits

These bits indicate the value of the frequency of the Clock output.

CLKOFREQ<4:0> = 01111 $\rightarrow f_c$ = 427 kHz (default)

 f_{clkout} = f_{xtal} if CLKOFREQ<4:0> = 00000

or

 f_{clkout} = f_{xtal} / (2 * CLKOFREQ), for CLKOFREQ<4:0> \neq 00000

Where,

CLKOFREQ is the value in the register.

 f_{clkout} is the output frequency.

 f_o is the local oscillator frequency.

 f_{xtal} is the crystal oscillator frequency.

bit 1-0 Reserved<1:0>: Reserved bits; do not use

00 = Reserved (default)

2.20 **Packet Configuration Registers**

PAYLOAD CONFIGURATION REGISTER DETAILS 2.20.1

PLOADREG: PAYLOAD CONFIGURATION REGISTER REGISTER 2-29: (ADDRESS:0x1C) (POR:0x00)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
MCHSTREN				PLDPLEN<6:0	>		
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
r = Reserved					

bit 7 MCHSTREN: Manchester Encoding/Decoding Enable bit

1 = Enabled

0 = Disabled (default)

PLDPLEN<6:0>: Payload Packet Length bits bit 6-0

These bits indicate payload packet length in Bytes. If PKTLENF = 0, payload length. If PKTLENF = 1

(Variable), max length in RX, not used in TX.

PLDPLEN<6:0> = 000000 (default)

2.20.2 NODE ADDRESS SET REGISTER DETAILS

REGISTER 2-30: NADDSREG: NODE ADDRESS SET REGISTER (ADDRESS:0x1D) (POR:0x00)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NLADDR<7:0>							
bit 7							bit 0

R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
r = Reserved				

bit 7-0 NLADDR<7:0>: Node Local Address bits

These bits are to be set to configure the Node Local Address for filtering of received packets.

NLADDR<7:0> = 00h (default)

2.20.3 PACKET CONFIGURATION REGISTER DETAILS

REGISTER 2-31: PKTCREG: PACKET CONFIGURATION REGISTER (ADDRESS:0x1E) (POR:0x48)

R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0
PKTLENF		ZE<1:0>	WHITEON	CHKCRCEN		L<1:0>	STSCRCEN
	TINEOIZ	-L <1.02	WHITEON	OFFICEROLIV	ADDIT	L 11.02	
bit 7							bit C

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
r = Reserved			

bit 7 **PKTLENF:** Packet Length Format bit

1 = Variable Length Format

0 = Fixed Length Format (default)

bit 6-5 **PRESIZE<1:0>:** Preamble Size bits

These bits indicate the size of the preamble bits to be transmitted.

11 = 4 bytes

10 = 3 bytes (default)

01 = 2 bytes

00 = 1 byte

bit 4 WHITEON: Whitening/Dewhitening Process Enable bit

1 = ON

0 = OFF (default)

bit 3 CHKCRCEN: Check (or Calculation) CRC Enable bit

1 = ON (default)

0 = OFF

bit 2-1 ADDFIL<1:0>: Address Filtering bits

These bits determine the mode of filter out the addresses of received packet.

11 = Node Address & 0x00 & 0xFF Accepted; otherwise, rejected

10 = Node Address & 0x00 Accepted; otherwise, rejected

01 = Node Address Accepted; otherwise, rejected

00 = OFF (default)

bit 0 STSCRCEN: Status Check CRC Enable bit

This bit checks the status or result of the CRC of the current packet (read-only).

1 = OK

0 **= Not OK**

2.20.4 FIFO CRC CONFIGURATION REGISTER DETAILS

REGISTER 2-32: FCRCREG: FIFO CRC CONFIGURATION REGISTER (ADDRESS:0xIF) (POR:0x00)

R/W-0	R/W-0	r	r	r	r	r	r
ACFCRC	FRWAXS	_	_	_	_	_	_
bit 7							bit 0

R = Readable bit	R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
r = Reserved						

bit 7 ACFCRC: Auto Clear FIFO CRC bit

This bit when enabled auto clears the FIFO if CRC failed for the current packet.

1 = Disabled

0 = Enabled (default)

bit 6 FRWAXS: FIFO Read/Write Access bit

This bit indicates the read or write access for the FIFO in Standby mode.

1 = Read

0 = Write (default)

bit 5-0 Reserved<5:0>: Reserved bits; do not use

00000 = Reserved (default)


TABLE 2-8: CONFIGURATION/CONTROL/STATUS REGISTER MAP

Register Function/ Parameter Type	Register Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR
General	0x00	GCONREG		CMOD<2:0>	•	FBS:	<1:0>	VCO	Γ<1:0>	RPS	0x28
	0x01	DMODREG	MODSE	EL<1:0>	DMODE0	OOKTY	/P<1:0>	DMODE1	IFGAII	N<1:0>	0x88
	0x02	FDEVREG			I.	FDVA	L<7:0>	JI	1		0x03
	0x03	BRSREG	Reserved				BRVAL<6:0>				0x07
	0x04	FLTHREG				FTOVA	L<7:0>				0x0C
	0x05	FIFOCREG	FSIZE	<1:0>			FTIN	Γ<5:0>			0x0F
	0x06	R1CREG				R1CVA	AL<7:0>				0x77
	0x07	P1CREG				P1CVA	L<7:0>				0x64
	0x08	S1CREG				S1CVA	L<7:0>				0x32
	0x09	R2CREG				R2CVA	AL<7:0>				0x74
	0x0A	P2CREG				P2CVA	L<7:0>				0x62
	0x0B	S2CREG				S2CVA	L<7:0>				0x32
	0x0C	PACREG	Reserved	Reserved	Reserved	PARC	C<1:0>	Reserved	Reserved	Reserved	0x38
	0x0D	FTXRXIREG	IRQ0R>	(S<1:0>	IRQ1R)	(S<1:0>	IRQ1TX	FIFOFULL	FIFOEMPTY	FOVRRUN	0x00
Interrupt	0x0E	FTPRIREG	FIFOFM	FIFOFSC	TXDONE	IRQ0TXST	ENRIRQS	RIRQS	LSTSPLL	LENPLL	0x01
	0x0F	RSTHIREG				RTIVA	L<7:0>				0x00
	0x10	FILCREG		PASFIL	V<3:0>			BUTFII	LV<3:0>		0xA3
Receiver	0x11	PFCREG		POLCF	V<3:0>		Reserved	Reserved	Reserved	Reserved	0x38
	0x12	SYNCREG	POLFILEN	BSYNCEN	SYNCREN	SYNCW	/SZ<1:0>	SYNCT	EN<1:0>	Reserved	0x18
	0x13	RESVREG	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0x07
	0x14	RSTSREG				RSSIV	AL<7:0>				Read-only
	0x15	OOKCREG		OOKTHSV<2:0>	>		OOKTHPV<2:0>	>	OOKAT	HC<1:0>	0x00
SYNC Word	0x16	SYNCV31REG				SYNCV	<31:24>		•		0x00
	0x17	SYNCV23REG		SYNCV<23:16>				0x00			
	0x18	SYNCV15REG				SYNC\	/<15:8>				0x00
	0x19	SYNCV07REG	SYNCV<7:0>					0x00			
Transmitter	0x1A	TXCONREG		TXIPOL	FV<3:0>			TXOPVAL<2:0>	>	Reserved	0x7C
Clock-out	0x1B	CLKOUTREG	CLKOCNTRL		(CLKOFREQ<4:0	>		Reserved	Reserved	0xBC
Packet	0x1C	PLOADREG	MCHSTREN				PLDPLEN<6:0>	>			0x00
	0x1D	NADDSREG				NLADE)R<7:0>				0x00
	0x1E	PKTCREG	PKTLENF	PRESIZ	ZE<1:0>	WHITEON	CHKCRCEN	ADDF	IL<1:0>	STSCRCEN	0x48
	0x1F	FCRCREG	ACFCRC	FRWAXS	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	0x00

3.0 FUNCTIONAL DESCRIPTION

The functional block diagram of the MRF89XA is illustrated in Figure 3-1. The functional operations of individual blocks are explained in subsequent sections.

FIGURE 3-1: MRF89XA FUNCTIONAL BLOCK DIAGRAM



3.1 Reset of the Chip

A power-on Reset of the MRF89XA is triggered at power up. Additionally, a manual reset can be issued by controlling the TEST8 pin (pin 13).

3.1.1 POWER-ON RESET (POR)

If the application requires the disconnection of VDD from the MRF89XA, the user should wait for 10 ms from the end of the POR cycle before commencing communications using SPI. The TEST8 pin should be left floating during the POR sequence. Figure 3-2 illustrates the POR Timing.

Note:

Any CLKOUT-related activity can also be used to detect that the chip is ready.

3.1.2 MANUAL RESET

A manual reset of the MRF89XA is possible even for applications in which VDD cannot be physically disconnected. The TEST8 pin should be pulled high for 100 µs and then released. The user should then wait 5 ms before using the chip. The pin is driven with an open-drain output, and therefore, is pulled high while the device is in POR. Figure 3-3 illustrates the Manual Reset Timing.

Note:

When the TEST8 pin is driven high, a current consumption of up to 10 mA can be seen on VDD.

FIGURE 3-2: POR TIMING DIAGRAM





FIGURE 3-3: MANUAL RESET TIMING DIAGRAM



3.2 Frequency Synthesis Description

3.2.1 REFERENCE OSCILLATOR

The crystal oscillator (XTAL) forms the reference oscillator of an Integer-N PLL. The crystal reference frequency and the software controlled dividers R, P, and S determine the output frequency of the PLL. The guidelines for selecting the appropriate crystal with specifications are explained in Section 4.7, Crystal Specification and Selection Guidelines.

Note:

Use the recommended values provided in the Bill Of Materials (BOM) in **Section 4.8**, **Bill of Materials** for any PLL prototype design.

3.2.2 BUFFERED CLOCK OUTPUT

The buffered clock output is a signal derived from f_{xtal} . It can be used as a reference clock (or a sub-multiple of it) for the host microcontroller and is an output on the CLKOUT pin (pin 19). The pin is activated using the CLKOCNTRL bit (CLKOUTREG<7>). The output frequency (CLKOUT) division ratio is programmed through the Clock Out Frequency bits (CLKOFREQ5-CLK0FREQ1) in the Clock Output Control Register (CLKOUTREG<6:2>). The two uses of the CLKOUT output are:

- To provide a clock output for a host microcontroller, thus saving the cost of an additional oscillator. CLKOUT can be made available in any operation mode, except Sleep mode, and is automatically enabled at power-up.
- To provide an oscillator reference output. Measurement of the CLKOUT signal enables simple software trimming of the initial crystal tolerance.

Note:

CLKOUT is disabled when the MRF89XA is in Sleep mode. If Sleep mode is used, the host microcontroller must have provisions to run from its own clock source.

3.2.3 CLOCK REGISTERS

The registers associated with the Clock and its control are:

- GCONREG (Register 2-1)
- CLKOUTREG (Register 2-28)

3.2.4 PHASE-LOCKED LOOP (PLL)

The frequency synthesizer of the MRF89XA is a fully integrated integer-N type PLL. The PLL circuit requires only five external components for the PLL loop filter and the VCO tank circuit.

3.2.4.1 PLL Requirements

With integer-N PLL architecture, the following conditions must be met to ensure correct operation:

 The comparison frequency, FCOMP, of the Phase Frequency Detector (PFD) input must remain higher than six times the PLL bandwidth (PLLBW) to guarantee loop stability and to reject harmonics of the comparison frequency FCOMP. This is expressed in the inequality:

FCOMP ≥ 6 * PLLBW

- However, the PLLBW must be sufficiently high to allow adequate PLL lock times.
- Because the divider ratio R determines FCOMP, it should be set close to 119, leading to FCOMP ≈ 100 kHz, which will ensure suitable PLL stability and speed.

The following criteria govern the R, P, and S values for the PLL block:

- 64 ≤ R ≤ 169
- P+1 > S
- PLLBW = 15 kHz nominal
- Start-up times and reference frequency drives as specified

3.2.4.2 PLL Lock Detection Indicator

The MRF89XA features a PLL lock detect indicator. This is useful for optimizing power consumption, by adjusting the frequency synthesizer wake-up time (TSFS). For more information on TSFS, refer to Table 5-4. The lock status is available by reading the Lock Status of PLL bit (LSTSPLL) in the FIFO Transmit PLL and RSSI Interrupt Request Configuration register (FTPRIREG<1>), and must be cleared by writing a '1' to this same register. The lock status can also be seen on the PLOCK pin (pin 23) of the device by setting the LENPLL bit (FTPRIREG<0>).

Note:

The LSTSPLL bit latches high each time the PLL locks and must be reset by writing a '1' to LSTSPLL from FTPRIREG.

3.2.5 PLL REGISTERS

The registers associated with the PLL are:

- GCONREG (Register 2-1)
- FTPRIREG (Register 2-15)

3.2.6 SW SETTINGS OF THE VCO

To guarantee the optimum operation of the VCO over the MRF89XA's frequency and temperature ranges, the settings listed in Table 3-1 should be programmed into the MRF89XA.

TABLE 3-1: FREQUENCY BAND SETTING

Target Channel (MHz)	FBS1	FBS0
863-870	1	0
902-915	0	0
915-928	0	1
950-960	1	0

3.2.6.1 Trimming the VCO Tank by Hardware and Software

To ensure that the frequency band of operation is accurately addressed by the R, P, and S dividers of the synthesizer, it is necessary to ensure that the VCO is correctly centered. The MRF89XA built-in VCO trimming feature makes it easy and is controlled by the SPI interface. This tuning does not require any RF test equipment, and can be achieved by measuring Vtune, which is the voltage between the PLLN and PLLP pins (6 and 7 pins).

The VCO is centered if the voltage is within the range of $50 \le V tune(mV) \le 150$.

This measurement should be conducted when in Transmit mode at the center frequency (fo) of the desired band (for example, approximately 867 MHz in the 863-870 MHz band), with the appropriate frequency band setting using the (FBS<1:0> bits (GCONREG<4:3>).

If this inequality is not satisfied, adjust the VCOT<1:0> bits (GCONREG<2:0>) from '00' by monitoring Vtune. This allows the VCO voltage to be trimmed in +60 mV increments. If the desired voltage range is inaccessible, the voltage may be adjusted further by changing the tank circuit inductance value.

An increase in inductance results in an increased Vtune. In addition, for mass production, the VCO capacitance is piece-to-piece dependent. As such, the optimization proposed above should be verified on several prototypes, to ensure that the population is centered with 100 mV.

The register associated with VCO is GCONREG (Register 2-1).

3.2.7 FREQUENCY CALCULATION

As illustrated in Figure 2-5, the PLL structure comprises three different dividers, R, P, and S, which set the output frequency through the LO. A second set of dividers is also available to allow rapid switching between a pair of frequencies: R1/P1/S1 and R2/P2/S2. These six dividers are programmed by six independent registers (see Register 2-7 through Register 2-12), which are selected by GCONREG.

3.2.8 FSK MODE

The formula provided in Equation 3-1 gives the relationship between the local oscillator and R, P, and S values when using FSK modulation.

EQUATION 3-1:

$$f_{rf,fsk} = \frac{9}{8} f_{lo}$$

$$f_{rf,fsk} = \frac{9}{8} \times \frac{f_{xtaL}}{R+1} [75*(P+1) + S]$$

3.2.9 FSK MODE REGISTERS

The registers associated with FSK mode are:

- GCONREG (Register 2-1)
- DMODREG (Register 2-2)

3.2.10 OOK MODE

Due to the manner in which the baseband OOK symbols are generated, the signal is always offset by the FSK frequency deviation (FDVAL<7:0> as programmed in FDEVREG<7:0>). Therefore, the center of the transmitted OOK signal is represented by Equation 3-2.

EQUATION 3-2:

$$\begin{split} f_{rf,\,ook,\,tx} &= \frac{9}{8} \times f_{lo} - f_{dev} \\ f_{rf,\,ook,\,tx} &= \frac{9}{8} \times \frac{f_{xtaL}}{R+1} [75*(P+1) + S] - f_{dev} \end{split}$$

Consequently, in Receive mode, due to the low intermediate frequency (Low-IF) architecture of the MRF89XA, the frequency should be configured so as to ensure the correct low-IF receiver baseband center frequency, IF2, as shown in Equation 3-3.

EQUATION 3-3:

$$f_{rf, ook, rx} = \frac{9}{8} \times f_{lo} - IF2$$

$$f_{rf, ook, rx} = \frac{9}{8} \times \frac{f_{xtaL}}{R+1} [75*(P+1) + S] - IF2$$

As described in **Section 3.4.4, Channel Filters**, it is recommended that IF2 be set to 100 kHz.

3.2.11 OOK MODE REGISTERS

The registers associated with OOK mode are:

- GCONREG (Register 2-1)
- DMODREG (Register 2-2)
- FLTHREG (Register 2-5)
- OOKCREG (Register 2-22)

3.3 Transmitter

The MRF89XA is set to Transmit mode when the CMOD<2:0> bits (GCONREG<7:5>) are set to '100' (see Register 2-1).

The transmitter chain in the MRF89XA is based on the same double-conversion architecture and uses the same intermediate frequencies as the receiver chain.

3.3.1 BIT RATE SETTING

In Continuous Transmit mode, setting the bit rate through the BRVAL<6:0> bits (BRSREG<6:0>) is useful to determine the frequency of DCLK. As explained in **Section 3.9.1, TX Processing**, DCLK triggers an interrupt on the host microcontroller each time a new bit has to be transmitted, as shown in Equation 3-4.

EQUATION 3-4:

$$BR = \frac{f_{xtal}}{64*[1 + val(BRVAL < 6:0>)]}$$

3.3.2 ALTERNATIVE SETTINGS

Bit rate, frequency deviation, and TX interpolation filter settings are a function of the crystal frequency (f_{xtal}) of the reference oscillator. Settings other than those programmed with a 12.8 MHz crystal can be obtained by selecting the correct reference oscillator frequency.

3.3.3 f_{dev} SETTING IN FSK MODE

The frequency deviation, f_{dev} , of the FSK transmitter is programmed through the FDVAL<7:0> bits (FDEVREG<7:0>), as shown in Equation 3-5.

EQUATION 3-5:

$$f_{dev} = \frac{f_{xtal}}{32*[1+val(FDVAL<7:0>)]} \label{eq:fdev}$$

For correct operation, the modulation index β should be equal to Equation 3-6.

EQUATION 3-6:

$$\beta = \frac{2*f_{dev}}{BR} \ge 2$$

For communication between a pair of MRF89XAs, the f_{dev} should be at least 33 kHz to ensure a correct operation on the receiver side.

3.3.4 f_{dev} SETTING IN OOK MODE

 f_{dev} has no physical meaning in OOK Transmit mode. However, due to the DDS baseband signal generation, the OOK signal is always offset by "- f_{dev} " (see Section 3.2.7, Frequency Calculation). It is suggested that f_{dev} retains its default value of 100 kHz in OOK mode.

3.3.5 INTERPOLATION FILTER

After the digital-to-analog conversion, the I and Q signals are smoothened by interpolation filters. Low-pass filters in this block digitally generate the signal and prevent the alias signals from entering the modulators. Its bandwidth can be programmed with the (TXIPOLFV<3:0> bits (TXCONREG>7:4), and should be calculated as shown in Equation 3-7.

EQUATION 3-7:

$$BW \cong 3* \left[f_{dev} + \frac{BR}{2} \right]$$

Where,

 $f_{\it dev}$ is the programmed frequency deviation as set in FDEVREG.

BR is the physical bit rate of transmission.

Note: Low interpolation filter bandwidth attenuates the baseband I/Q signals, thus reducing the power of the FSK signal.

Conversely, excessive bandwidth degrades spectral purity.

For most of the applications, a BW of around 125 KHz would be acceptable, but for wideband FSK modulation, the recommended filter setting cannot be reached. However, the impact on spectral purity is negligible due to the existing wideband channel.

3.3.6 POWER AMPLIFIER

3.3.6.1 Rise and Fall Time Control

In OOK mode, the PA ramp times can be accurately PARC<1:0> controlled through the (PACONREG<4:3>). These bits directly control the slew rate of the PARS pin.

TABLE 3-2: POWER AMPLIFIER RISE/ FALL TIMES

PARC<1:0>	^t PARS	^t PAOUT (rise/fall)		
0.0	3 µs	2.5/2 µs		
01	8.5 µs	5/3 µs		
10	15 µs	10/6 µs		
11	23 µs	20/10 μs		


3.3.7 TRANSMIT MODE REGISTERS

The registers associated with the Transmit mode are:

- GCONREG (Register 2-1)
- DMODREG (Register 2-2)
- FDEVREG (Register 2-3)
- BRSREG (Register 2-4)
- R1CREG (Register 2-7)
- P1CREG (Register 2-8)
- S1CREG (Register 2-9)
- R2CREG (Register 2-10)
- P2CREG (Register 2-11)
- S2CREG (Register 2-12)
- PACREG (Register 2-13)
- FTXRXIREG (Register 2-14)
- FTPRIREG (Register 2-15)

During the Transmit mode of the MRF89XA, the Shift register takes bytes from the FIFO and outputs them serially (MSb first) at the programmed bit rate to the modulator. When the transmitter is enabled, it starts sending out data from the Shift register with respect to the set bit rate. After power-up and with the Transmit registers enabled, the transmitter preloads the FIFO with preambles before sending the actual data based on the mode of operation. Figure 3-4 illustrates the PA Control Timing.

FIGURE 3-4: PA TIMING CONTROL



3.4 Receiver

The MRF89XA is set to Receive mode when the CMOD<2:0> bits (GCONREG<7:5>) are set to '011' (see Register 2-1).

The receiver is based on the superheterodyne architecture. (In a superheterodyne architecture, you need to use a saw filter to give better image rejection). The front-end is composed of an LNA and a mixer whose gains are constant. The mixer down-converts the RF signal to an intermediate frequency, which is equal to one-eighth of the LO frequency, which in turn is equal to eight-ninths of the RF frequency. Behind this first mixer is a variable gain IF amplifier that can be programmed from a maximum gain of 13.5-0 dB in steps of 4.5 dB by altering the IFGAIN<1:0> bits (DMODREG<1:0>).


After the variable gain IF amplifier, the signal is down-converted into two I and Q baseband signals by two quadrature mixers that are fed by reference signals at one-eighth the LO frequency. These I and Q signals are then filtered and amplified before demodulation.

The first filter is a second-order passive R-C filter whose bandwidth can be programmed to 16 values with the PASFILV<3:0> bits (FILCREG<7:4>). The second filter can be configured as either a third-order Butterworth active filter, which acts as a low-pass filter for the zero-IF FSK configuration, or as a polyphase band-pass filter for the low-IF OOK configuration. To select the Butterworth low-pass filter operation, the POLFILEN bit (SYNCREG<7>) is set to '0'. The bandwidth of the Butterworth filter can be programmed to 16 values by configuring the BUTFILV<3:0> bits (FILCREG<3:0>). The low-IF configuration must be used for OOK modulation. This configuration is enabled when the POLFILEN bit (SYNCREG<7>) is set to '1'. The center frequency (fo) of the polyphase filter can be programmed to 16 values by setting the POLCFV<3:0> bits (PFCREG<7:4>). The bandwidth of the filter can be programmed by configuring the BUTFILV<3:0> bits (FILCREG<3:0>). In OOK mode, the value of the low-IF is equal to the deviation frequency defined in FDEVREG.

In addition to the channel filtering, the function of the polyphase filter is to reject the image. Figure 3-5 illustrates the two configurations of the second IF filter. In the Butterworth configuration, FCBW is the 3 dB cutoff frequency. In the polyphase band-pass configuration, FOPP is the center frequency given by the POLCFV<3:0> bits (PFCREG<7:4>), and FCPP is the upper 3 dB bandwidth of the filter whose offset, referenced to FOPP, is given by BUTFILV<3:0> bits (FILCREG<3:0>).

3.4.1 MRF89XA SECOND IF FILTER DETAILS

FIGURE 3-5: IF FILTERS IN FSK AND OOK MODES



After filtering, the I and Q signals are each amplified by a chain of 11 amplifiers having 6 dB of gain each. The outputs of these amplifiers and their intermediate 3 dB nodes are used to evaluate the received signal strength (RSSI). Limiters are located behind the 11 amplifiers of the I and Q chains, and the signals at the output of these limiters are used by the FSK demodulator. The OOK demodulator uses the RSSI output. The global bandwidth of the entire baseband chain is given by the bandwidths of the passive filter, the Butterworth filter, the amplifier chain, and the limiter. The maximum, achievable global bandwidth when the bandwidths of the first three blocks are programmed at their upper limit is approximately 350 kHz.

3.4.2 LNA AND FIRST MIXER

In Receive mode, the RFIO pin is connected to a fixed gain, common-gate, Low Noise Amplifier (LNA). The performance of this amplifier is such that the Noise Figure (NF) of the receiver is estimated to be approximately 7 dB.

3.4.3 IF GAIN AND SECOND I/Q MIXER

Following the LNA and first down-conversion, there is an IF amplifier whose gain can be programmed from -13.5-0 dB in 4.5 dB steps, through the IFGAIN<1:0> bits (DMODREG<1:0>). The default setting corresponds to 0 dB gain, but lower values can be used to increase the RSSI dynamic range. For more information, refer Section 3.4.7, received signal strength (RSSI).

MRF89XA

3.4.4 CHANNEL FILTERS

The second mixer stages are followed by the channel select filters. The channel select filters have a strong influence on the noise bandwidth and selectivity of the receiver and hence its sensitivity. Each filter comprises a passive and an active section.

3.4.4.1 Passive Filter

Each channel select filter features a passive secondorder RC filter, with a bandwidth programmable through the PASFILV<3:0> bits (FILCREG<7:4). As it defines a wider bandwidth, its effect on the sensitivity is negligible, but its bandwidth must be set up to optimize blocking immunity. The value entered into this register sets the single side bandwidth of this filter. For optimum performance it should be set to three to four times the cut-off frequency (fc) of the active Butterworth (or Polyphase) filter described in **Section 3.4.4.2**, **Active Filter**, and as shown in Equation 3-8.

EQUATION 3-8:


$$3*f_{c_{ButterFilter}} \leq BW_{passive,filter} \leq 4*f_{c_{ButterFilter}}$$

3.4.4.2 Active Filter

The "fine" channel selection is performed by an active, third-order, Butterworth filter, which acts as a low-pass filter for the zero-IF configuration (FSK), or a complex Polyphase filter for the low-IF (OOK) configuration. The POLFILEN bit (SYNCREG<7>) enables or disables the Polyphase filter.

Figure 3-6 illustrates the required bandwidth of this filter that varies between the two demodulation modes.

FIGURE 3-6: ACTIVE CHANNEL FILTER DESCRIPTION



FSK mode: The 99% energy bandwidth of an FSK modulated signal is approximated, as shown in Equation 3-9.

EQUATION 3-9:

$$BW_{99\%,fsk} = 2*\left[f_{dev} + \frac{BR}{2}\right]$$

The BUTFILV<3:0> bits from FILCREG set co, the cutoff frequency (f_c) of the filter. In a zero-IF configuration, the FSK lobes are centered on the virtual "DC" frequency. The choice of co should be such that the modulated signal falls in the filter bandwidth, anticipating the Local Oscillator frequency drift over the operating temperature and aging of the device as shown in Equation 3-10.

EQUATION 3-10:

$$2*f_c > BW_{99\%,fsk} + LO_{drifts}$$

Figure 3-11 illustrates an accurate overview of the filter bandwidth versus setting.

OOK mode: The 99% energy bandwidth of an OOK modulated signal is approximated, as shown in Equation 3-11.

EQUATION 3-11:

$$BW_{99\%,ook} = \frac{2}{t_{bit}} = 2*BR$$

The POLCFV<3:0> bits (PFCREG<7:4>) set f_o , which is the center frequency of the polyphase filter when activated. The f_o should always be chosen to be equal to the low Intermediate Frequency of the receiver (IF2). Because low IF frequency of the OOK receiver denoted by IF2 can always be replaced by f_o for any calculations or monitoring purposes.

The following setting is recommended:

$$f_o$$
 = 100 kHz
POLCFV<3:0> = 0011.

The value stored as BUTFILV<3:0> bits (FILCREG<3:0>) determines f_c , the filter cut-off frequency. Therefore, f_c should be set according to Equation 3-12.

EQUATION 3-12:

$$2*(f_c - f_o) > BW_{99\%,ook} + LO_{drifts}$$
Where,
$$f_c \text{ is the cut-off frequency}$$

$$f_o \text{ is the center frequency}$$

Again, f_c , as a function of the BUTFILV<3:0> bits, is described in **Section 3.4.6**, **Channel Filters Setting in OOK Mode**.

3.4.5 CHANNEL FILTERS SETTING IN FSK MODE

The f_c , the 3 dB cut-off frequency of the Butterworth filter used in FSK reception, is programmed through the BUTFILV<3:0> bits (FILCREG<3:0>). However, the entire receiver chain influences this cut-off frequency. The channel select and resultant filter bandwidths are illustrated in Figure 3-7.

Table 4-2 suggests filter settings in FSK mode along with the corresponding passive filter bandwidth and the accepted tolerance on the crystal reference.

FIGURE 3-7: ACTUAL BW OF BUTTERWORTH FILTER



3.4.6 CHANNEL FILTERS SETTING IN OOK MODE

The center frequency, f_o , is set to 100 kHz by default. The chart in Figure 3-8 illustrates the receiver bandwidth when the BUTFILV<3:0> bits (FILCREG<3:0>) are changed when the polyphase filter is activated.

Table A-2 suggests a few filter settings in OOK mode along with the corresponding passive filter bandwidth, and Table 4-2 specifies the accepted tolerance on the crystal reference.


3.4.7 RECEIVED SIGNAL STRENGTH (RSSI)

After filtering, the In-phase and Quadrature signals are amplified by a chain of 11 amplifiers, each with 6 dB gain. The outputs of these amplifiers are used to evaluate the RSSI.

3.4.7.1 Resolution and Accuracy

When the RSSI resolution is 0.5 dB, the absolute accuracy is not expected to be better than ±3 dB due to process and external component variation. Higher accuracy while performing absolute RSSI measurements requires additional calibration.

FIGURE 3-8: ACTUAL BW OF POLYPHASE FILTER



3.4.7.2 Acquisition Time

In OOK mode, the RSSI evaluates the signal strength by sampling I(t) and Q(t) signals 16 times in each period of the chosen IF2 frequency (refer to Section 2.10.1, Receiver Architecture). In FSK mode, the signals are sampled 16 times in each f_{dev} period, f_{dev} being the frequency deviation of the companion transmitter. An average is then performed over a sliding window of 16 samples. Therefore, the RSSI output register RSTSREG (RSSIVAL<7:0>) is updated 16 times in each f_{dev} or IF2 period.

The following settings are recommended:


- FSK Mode: Ensure that the f_{dev} parameter (as described in the FDEVREG register (Register 2-3) through the FDVAL<7:0> bits)) remains consistent with the actual frequency deviation of the companion transmitter.
- OOK reception: Ensure that the f_{dev} parameter (as described in the FDEVREG register (Register 2-3) through the FDVAL<7:0> bits)) is equal to the frequency of the I(t) and Q(t) signals (that is, the second Intermediate Frequency, IF2, of the receiver). Note that, this IF2 equals f_o , the center frequency of the polyphase filter.

3.4.7.3 Dynamic Range

The dynamic range of the RSSI is more than 70 dB, extending from the nominal sensitivity level. The IF gain that is set by the IFGAIN<1:0> bits (DMODREG<1:0>) is used to achieve this dynamic range.

Figure 3-9 illustrates the RSSI Dynamic Range Response. The RSSI response versus the input signal shown is independent of the receiver filter bandwidth. However, in the absence of any input signal, the minimum value directly reflects upon the noise floor of the receiver, which is dependent on the filter bandwidth of the receiver.

FIGURE 3-9: RSSI DYNAMIC RANGE




3.4.7.4 RSSI IRQ Source

The MRF89XA can be used to detect an RSSI level above a preconfigured threshold. The threshold is set using RTIVAL<7:0> bits (RSTHIREG<7:0>) and the IRQ status stored in the RIRQS bit (FTPRIREG<2>), which is cleared by writing a '1'.

An interrupt can be mapped to the IRQ0 or IRQ1 pins through the IRQ0RXS<1:0> and IRQ1RXS<1:0> bits (FTXRXIREG<7:6> and FTXRXIREG<5:4>). Figure 3-10 illustrates the timing diagram of the RSSI interrupt source, with the RTIVAL<7:0> bits (RSTHI-REG<7:0>) set to '11100'.

FIGURE 3-10: RSSI IRQ TIMING DIAGRAM



MRF89XA

3.4.8 f_{dev} SETTING IN RECEIVE MODE

The effect of the $f_{\it dev}$ setting is different for FSK and OOK modes:.

3.4.8.1 FSK RX Mode

In FSK mode, the f_{dev} setting as configured by FDVAL<7:0> bits (FDEVREG<7:0>) sets the sampling frequencies on the receiver. The user should program the right values to make it consistent with the frequency deviation of the FSK signal that is received.

3.4.8.2 OOK RX Mode

The frequency deviation f_{dev} , as described previously, sets the sampling rate of the RSSI block. It is therefore necessary to set f_{dev} to the recommended low-IF frequency, IF2, of 100 kHz:

$$f_{dev}$$
 = IF2 = 100 kHz
FDVAL<7:0> = 00000011

3.4.9 FSK DEMODULATOR

The FSK demodulator provides data polarity information based on the relative phase of the input I and Q signals at the baseband. Its outputs can be fed to the Bit Synchronizer to recover the timing information. The user can use the raw, unsynchronized, output of the FSK demodulator in Continuous mode.

The FSK demodulator of the MRF89XA operates effectively for FSK signals with a modulation index greater than or equal to two, as shown in Equation 3-13.

EQUATION 3-13:

$$\beta = \frac{2*f_{dev}}{BRVAL} \ge 2$$

3.4.10 OOK DEMODULATOR

The OOK demodulator performs a comparison of the RSSI output and a threshold value. Three different threshold modes are available, which can be programmed through the OOKTYP<1:0> bits (DMODREG<4:3>).


The recommended mode of operation is the Peak Threshold mode, as illustrated in Figure 3-11.

In Peak Threshold mode, the comparison threshold level is the peak value of the RSSI, reduced by 6 dB. In the absence of an input signal or during the reception of a logical '0', the acquired peak value is decremented by one based on the step value of the OOKTHSV<2:0> bits (OOKCREG<7:5>) for every period value based on OOKTHPV<2:0> bits (OOKCREG<4:2>).

When the RSSI output is null for a long time (for example, after a long string of zeros is received, or if no transmitter is present), the peak threshold level continues to fall until it reaches the "Floor Threshold" that is programmed through the FTOVAL<7:0> bits (FLTHREG<7:0>).

The default settings of the OOK demodulator lead to the performance stated in **Section 5.0**, **Electrical Characteristics**.

FIGURE 3-11: OOK DEMODULATOR OVERVIEW



3.4.10.1 Optimizing the Floor Threshold

The FTOVAL<7:0> bits (FLTHREG<7:0>) determine the sensitivity of the OOK receiver, as it sets the comparison threshold for weak input signals (that is, those close to the noise floor). Significant sensitivity improvements can be generated if configured correctly.

The noise floor of the receiver at the demodulator input depends on the following conditions:


- · The noise figure of the receiver
- The gain of the receive chain from the antenna to the baseband
- · The matching, including SAW filter
- · The bandwidth of the channel filters

The setting of the FTOVAL<7:0> bits are application-dependent. The procedure shown in the flow chart in Figure 3-12 is recommended to optimize the FTOVAL<7:0> bits.

The new floor threshold value found during this test should be the value used for OOK reception with those receiver settings.

Note that if the output signal on DATA is a logic '1', the value due to the FTOVAL<7:0> bits is below the noise floor of the receiver chain. Conversely, if the output signal on DATA is a logic '1', the value due to the FTOVAL<7:0> bits is several dB above the noise floor.

FIGURE 3-12: FLOOR THRESHOLD OPTIMIZATION



MRF89XA

3.4.10.2 Optimizing OOK Demodulator Response for Fast Fading Signals

A sudden drop in signal strength can cause the bit error rate to increase. For applications where the expected signal drop can be estimated, the OOK demodulator parameters set by the OOKTHSV<2:0> and OOKTHPV<2:0> bits (OOKCREG<7:5> and OOKCREG<4:2>) can be optimized.

For a given number of threshold decrements per bit, specified by OOKTHPV<2:0>:

- 000 → once in each chip period (default)
- 001 → once in 2 chip periods
- 010 → once in 4 chip periods
- 011 → once in 8 chip periods
- 100 → twice in each chip period
- 101 → 4 times in each chip period
- 110 → 8 times in each chip period
- 111 → 16 times in each chip period

For each decrement of value from OOKTHSV<2:0> bits:

- 000 → 0.5 dB (default)
- 001 → 1.0 dB
- 010 → 1.5 dB
- 011 → 2.0 dB
- 100 → 3.0 dB
- 101 → 4.0 dB
 110 → 5.0 dB
- 111 → 6.0 dB

3.4.10.3 Alternative OOK Demodulator Threshold Modes

In addition to the Peak OOK threshold mode, the user can alternatively select two other threshold detectors:

- Fixed threshold: The value is selected through the OOKCREG register (for more information, refer to Section 3.4.10.1, Optimizing the Floor Threshold).
- Average threshold: Data supplied by the RSSI block is averaged with the cut-off frequency.

In Equation 3-14, the higher cut-off frequency enables a sequence of up to eight consecutive '0's or '1's to be supported, while the lower cut-off frequency presented in Equation 3-15 allows for the correct reception of up to 32 consecutive '0's or '1's.

EQUATION 3-14:

$$OOKATHC < 1:0> = 00 \Rightarrow f_{cutoff} = \frac{BRVAL < 6:0>}{8*\pi}$$


EQUATION 3-15:

$$OOKATHC<1:0> = 11 \Rightarrow f_{cutoff} = \frac{BRVAL<6:0>}{32*\pi}$$

3.4.11 BIT SYNCHRONIZER

The Bit Synchronizer (BitSync) block provides a clean and synchronized digital output that is free of glitches. Figure 3-13 illustrates the BitSync block output when a Raw Demodulator FSK or OOK output is fed to it.

FIGURE 3-13: BitSync BLOCK OUTPUT SIGNALS



The BitSync can be disabled by setting the BSYNCEN bit (SYNCREG<6>) to '1' and by holding the IRQ1 pin (pin 22) low. However, for optimum receiver performance, it has to be used when the device is running in Continuous mode. With this option a DCLK signal is present on the IRQ1 pin.

The BitSync is automatically activated in Buffered and Packet modes. The bit synchronizer bit-rate is controlled by the BRVAL<6:0> bits (BRSREG<6:0>). For a given bit rate, this parameter is determined by Equation 3-16.

EQUATION 3-16:

$$BR = \frac{f_{xtal}}{64*[1 + val(BRVAL < 6:0>)]}$$

For proper operation, the Bit Synchronizer must first receive three bytes of alternating logic value preamble, (that is, '0101' sequences). After this start-up phase, the rising edge of the DCLK signal is centered on the demodulated bit. Subsequent data transitions preserve this centering. This has two implications:

- If the bit rates of Transmitter and Receiver are the same, the MRF89XA can receive an infinite unbalanced sequence (all '0's or all '1's) with no restriction
- If there is a difference in bit rate between TX and RX, the amount of adjacent bits at the same level

that the BitSync can withstand can be estimated and is given in Equation 3-17.

EQUATION 3-17:

$$NumberOfBits = \frac{1}{2} * \frac{BR}{\Delta BR}$$

This means approximately six consecutive unbalanced bytes when the Bit Rate precision is 1%, which is easily achievable (crystal tolerance is or should be at least in the range of 50 to 100 ppm).

3.4.12 ALTERNATIVE SETTINGS FOR BITSYNC AND ACTIVE FILTER

Bit Synchronizer and Active channel filter settings are a function of the reference oscillator crystal frequency, f_{xtal} . Settings other than those programmable with a 12.8 MHz crystal can be obtained by selecting the correct reference oscillator frequency.

MRF89XA

3.4.13 DATA OUTPUT

After OOK or FSK demodulation, the baseband signal is made available to the user on the DATA pin (pin 20), when Continuous mode is selected. In Buffered and Packet modes, the data is retrieved from the FIFO through the SPI.

During Receive mode, the received data is filled into the Shift register and then transferred onto the FIFO stack. The FIFO is configured to generate an interrupt after receiving a defined number of bits.

When the internal FIFO is enabled, the FIFO interrupt, which is configured through the IRQ0 and IRQ1 pins (pin 21 and 22), acts as a FIFOFULL interrupt, indicating that the FIFO has been filled to its preprogrammed limit. The receiver starts filling the FIFO with data when it identifies the synchronous pattern through the synchronous pattern recognition circuit. It is recommended to set the threshold to at least half the length of the register (8 bits) to ensure that the external host microcontroller has time to set up. The synchronous pattern recognition circuit prevents the FIFO from being filled up with noise, and therefore avoids overloading the external host microcontroller.

3.4.14 RECEIVE MODE REGISTERS

The registers associated with Receive mode are:

- GCONREG (Register 2-1)
- DMODREG (Register 2-2)
- FDEVREG (Register 2-3)
- BRSREG (Register 2-4)
- FLTHREG (Register 2-5)
- FIFOCREG (Register 2-6)
- FTXRXIREG (Register 2-14)
- FTPRIREG (Register 2-15)
- RSTHIREG (Register 2-16)
- FILCREG (Register 2-17)
- PFCREG (Register 2-18)
- SYNCREG (Register 2-19)
- RSTSREG (Register 2-21)
- OOKCREG (Register 2-22)
- SYNCV31REG (Register 2-23)
- SYNCV23REG (Register 2-24)
- SYNCV15REG (Register 2-25)
- SYNCV07REG (Register 2-26)

3.5 Control Block Description

3.5.1 SPI INTERFACE

For more information on standard SPI between the MRF89XA and a microcontroller, refer to Section 2.11, Serial Peripheral Interface (SPI).

3.5.2 SPI REGISTERS

The registers associated with SPI communication are:

- GCONREG (Register 2-1)
- DMODREG (Register 2-2)
- FDEVREG (Register 2-3)
- BRSREG (Register 2-4)

3.6 FIFO Handling

The hardware description of the FIFO is described in Section 2.12, FIFO and Shift Register (SR). The FIFO is handled by selecting the size of the FIFO, FIFO interrupts, and clearing the FIFO.

3.6.1 SIZE SELECTION

The FIFO width is programmable to 16, 32, 48, or 64 bytes using the FSIZE<1:0> bits (FIFOCREG<7:6>).

3.6.2 INTERRUPT SOURCES AND FLAGS

The MRF89XA generates an interrupt request for the host microcontroller by pulling the IRQ0 or IRQ1 pins low or high based on the events and configuration settings of these interrupts. All interrupt sources and flags are configured through the Interrupt Configuration registers, based on the occurrence of the following events:

Interrupt Requests (IRQ0 and IRQ1) during different receive standby data modes (such as Continuous, Buffered, and Packet) for the following event occurrences: SYNC, RSSI, PLREADY, ARDSMATCH, and FIFOEMPTY.

For example, Write Byte. The WRITEBYTE interrupt source goes high for one bit period each time a new byte is transferred from the shift register to the FIFO (that is, each time a new byte is received).

Interrupt Requests (IRQ0 and IRQ1) during transmit modes (such as Continuous, Buffered, and Packet) for the following event occurrences: Data Clock, FIFOFULL, Transmit Done, Transmit Start with IRQ0 and IRQ1.


For example, TX Done. The TXDONE interrupt source goes high when the FIFO is empty and the Shift register's last bit has been sent to the modulator (that is, the last bit of the packet has been sent). One bit period delay is required after the rising edge of TXDONE to ensure correct RF transmission of the last bit. In practice, this may not require special care in the MCU software due to IRQ processing time.

- · Interrupt Requests (IRQ0 and IRQ1) during FIFO operations include:
 - FIFO Full: FIFOFULL interrupt source is high when the last FIFO byte (that is, the entire FIFO) is full; otherwise it is low.
 - FIFO Overrun Clear: FOVRRUN flag is set when a new byte is written by the user (in TX or Standby modes) or the Shift register (in RX mode) while the FIFO is full. Data is lost and the flag should be cleared by writing a '1' (note that the FIFO will be cleared).
 - FIFO Empty: FIFOEMPTY interrupt source is low when byte 0 (that is, whole FIFO) is empty; otherwise, it is high.

When retrieving data from the FIFO, Note: FIFOEMPTY is updated on CSDAT falling edge (that is, when FIFOEMPTY is updated to low state, the currently started read operation must be completed). In other words, the FIFOEMPTY state must be checked after each read operation for decision on the next (FIFOEMPTY = 1: more byte(s) to read; FIFOEMPTY = 0: no more bytes to read).

- FIFO Threshold: FIFO THRESHOLD interrupt source's behavior depends on the running mode (TX, RX, or Standby modes) and the threshold itself can be programmed through the FIFOCREG (B value). This behavior is illustrated in Figure 3-14.

FIGURE 3-14: THRESHOLD IRQ SOURCE BEHAVIOR



All the other interrupts through RSSI, SYNC, Payload, WRITEBYTE, DCLK, and PLL Lock are handled through either of these interrupts discussed in the preceding sections.

FIFO CLEARING 3.6.3

Table 3-3 summarizes the status of the FIFO when switching between different modes.

TABLE 3-3: STATUS OF FIFO WHEN **SWITCHING BETWEEN DIFFERENT MODES OF THE CHIP**

From	То	FIFO Status	Comments
Standby	TX	Cleared	In Buffered mode, the FIFO cannot be written in Standby before TX.
		Not cleared	In Packet mode, the FIFO can be written in Standby before TX.
Standby	RX	Cleared	_
RX	TX	Cleared	_
RX	Standby	Not cleared	In Packet and Buffered modes, the FIFO can be read in Standby after RX.
TX	RX	Cleared	_
TX	Standby	Not cleared	_
Any	Sleep	Cleared	_

FIFO AND INTERRUPT REGISTERS 3.6.4

The registers associated with the FIFO and Interrupts

- GCONREG (Register 2-1)
- DMODREG (Register 2-2)
- FDEVREG (Register 2-3)
- BRSREG (Register 2-4)
- FLTHREG (Register 2-5)
- FIFOCREG (Register 2-6)
- FTXRXIREG (Register 2-14)
- FTPRIREG (Register 2-15)
- RSTHIREG (Register 2-16)
- FILCREG (Register 2-17)
- PFCREG (Register 2-18)
- SYNCREG (Register 2-19)
- RSTSREG (Register 2-21)
- · OOKCREG (Register 2-22)
- FCRCREG (Register 2-32)

3.7 Sync Word Recognition

Sync Word recognition (also called as pattern recognition) is activated by setting the SYNCREN bit (SYNCREG<5>). The bit synchronizer must be activated. The block behaves like a shift register; it continuously compares the incoming data with its internally programmed Sync Word and asserts the Sync IRQ source on each occasion that a match is detected. This is illustrated in Figure 3-15.

During the comparison of the demodulated data, the first bit received is compared with bit 7 (MSb) of the byte at address 22 and the last bit received is compared with bit 0 (LSb) of the last byte whose address is determined by the length of the Sync Word. When the programmed Sync Word is detected, the user can assume that this incoming packet is for the node and can be processed accordingly.

3.7.1 CONFIGURATION

Size: Sync Word size can be set to 8, 16, 24, or 32 bits through the SYNCWSZ<1:0> bits (SYNCREG<5:4>). In Packet mode, this field is also used for Sync Word generation in TX mode.

Error Tolerance: The number of errors tolerated in the Sync Word recognition can be set to 0, 1, 2, or 3 through the SYNCTEN<1:0> bits (SYNCREG<2:1>).

Value: The Sync Word value is configured in the Sync Word Parameters in the related Configuration Registers. In Packet mode, this field is also used for Sync Word generation in TX mode.

3.7.2 PACKET HANDLER

The packet handler is the block used in Packet mode. Its functionality is described in **Section 3.11**, **Packet Mode**.

3.7.3 CONTROL


The control block configures and controls the behavior of the MRF89XA according to the settings programmed in the configuration registers.

3.7.4 SYNC REGISTERS

The registers associated with SYNC are:

- GCONREG (Register 2-1)
- DMODREG (Register 2-2)
- FDEVREG (Register 2-3)
- BRSREG (Register 2-4)
- FLTHREG (Register 2-5)
- FIFOCREG (Register 2-6)
- FTXRXIREG (Register 2-14)
- FTPRIREG (Register 2-15)
- RSTHIREG (Register 2-16)
- FILCREG (Register 2-17)
- PFCREG (Register 2-18)
- SYNCREG (Register 2-19)
- RSTSREG (Register 2-21)OOKCREG (Register 2-22)
- SYNCV31REG (Register 2-23)
- SYNCV23REG (Register 2-24)





3.8 Data Processing

3.8.1 DATA PROCESSING BLOCK

The MRF89XA data processing blocks are as illustrated in the Figure 3-16. The role of the data processing block is to interface the data to/from the modulator/demodulator and the host microcontroller access points (SPI, Interrupts (IRQ0 and IRQ1), DATA pins). It also controls all the configuration registers.

The circuit contains several control blocks, which are described in the following paragraphs.

The MRF89XA implements several data operation modes, each with their own data path through the data processing section. Depending on the data operation mode selected, some control blocks are active while others remain disabled.

3.8.2 DATA OPERATION MODES

The MRF89XA has three different data operation modes that can be selected by the user or programmer:

- Continuous mode: Each bit transmitted or received is accessed in real time at the DATA pin.
 This mode may be used if adequate external signal processing is available.
- Buffered mode: Each byte transmitted or received is stored in a FIFO and accessed through the SPI bus. The host microcontroller processing overhead reduced significantly compared to Continuous mode operation. The packet length is unlimited.
- Packet mode (recommended): User only provides/retrieves payload bytes to/from the FIFO.
 The packet is automatically built with preamble, Sync Word, and optional CRC, DC-free encoding, and the reverse operation is performed in reception. The host microcontroller processing overhead is further reduced compared to Buffered mode. The maximum payload length is limited to the maximum FIFO limit of 64 bytes.

FIGURE 3-16: MRF89XA DATA PROCESSING BLOCK DIAGRAM




TABLE 3-4: DATA OPERATION MODE SELECTION

Data Operation Mode	DMODE1	DMODE0	Register
Continuous	0	0	FTXRXIREG
Buffered	0	1	FTXRXIREG
Packet	1	Х	FTXRXIREG

3.9 Continuous Mode

In Continuous mode, the NRZ data to/from the modulator/demodulator is accessed by the host microcontroller on the bidirectional DATA pin (pin 20). The SPI Data, the FIFO, and packet handler are therefore inactive. Figure 3-17 illustrates the Continuous mode of operation.

FIGURE 3-17: CONTINUOUS MODE BLOCK DIAGRAM





FIGURE 3-18: TX PROCESSING IN CONTINUOUS MODE



3.9.1 TX PROCESSING

In TX mode, a synchronous data clock for a host microcontroller is provided on the IRQ1 pin (pin 22). Its timing with respect to the data is illustrated in Figure 3-18. DATA is internally sampled on the rising edge of DCLK so the microcontroller can change the logic state anytime outside the setup/hold time zone. The setup and hold times are shown in gray in Figure 3-18.


The use of DCLK is compulsory in FSK and optional in OOK.

3.9.2 RX PROCESSING

If the bit synchronizer is disabled, the raw demodulator output is made directly available on the DATA pin and no DCLK signal is provided.

Conversely, if the bit synchronizer is enabled, synchronous cleaned data and clock are made available on the DATA and IRQ1 pins (pin 20 and 22). DATA is sampled on the rising edge of DCLK and updated on the falling edge as shown in Figure 3-19.

FIGURE 3-19: RX PROCESSING IN CONTINUOUS MODE



Note: In Continuous mode, it is always recommended to enable the bit synchronizer to clean the DATA signal even if the microcontroller does not use the DCLK signal (bit synchronizer is automatically enabled in Buffered and Packet mode).

3.9.3 INTERRUPT SIGNALS MAPPING

Table 3-5 and Table 3-6 provide the description of the interrupts available in Continuous mode.

TABLE 3-5: INTERRUPT MAPPING IN CONTINUOUS RX MODE

Interrupt Name	Interrupts	Data Mode	Interrupt Type	Interrupt Source		
IRQ0RXS<1:0>						
00 (default)	IRQ0	Continuous	Output	Sync Pattern		
01	IRQ0	Continuous	Output	RSSI		
10	IRQ0	Continuous	Output	_		
11	IRQ0	Continuous	Continuous Output			
IRQ1RXS<1:0>						
00 (default)	IRQ1	Continuous	Output	DCLK		
01	IRQ1	Continuous	Output	DCLK		
10	IRQ1	Continuous	Output	DCLK		
11	IRQ1	Continuous	Output	DCLK		

Note 1: In Continuous mode, no interrupt is available in Standby mode.

2: See also the DMODE1:DMODE0 bits in the FTXRXIREG and FTPRIREG registers.

TABLE 3-6: INTERRUPT MAPPING IN CONTINUOUS TX MODE

Interrupt Name	Interrupts	Data Mode	Interrupt Type	Interrupt Source
IRQ0TXST				
0 (default)	IRQ0	Continuous	Output	_
1	IRQ0	Continuous	Output	_
IRQ1TX				
0 (default)	IRQ1	Continuous	Output	DCLK
1	IRQ1	Continuous	Output	DCLK

Note 1: In Continuous mode, no interrupt is available in Standby mode.

2: Also refer the DMODE1:DMODE0 bits in the FTXRXIREG and FTPRIREG registers for details.


3.9.4 HOST MICROCONTROLLER INTERFACE/REQUIRED CONNECTIONS

Note that some connections may not be needed depending on the application:

- IRQ0: If Sync and RSSI interrupts are not used, leave the pin floating.
- IRQ1: If the device is never used in TX FSK mode (DCLK connection is not compulsory in RX and TX OOK modes), leave the pin floating.
- SDO: If no read register access is needed, pull up to VDD through a 100 kΩ resistor.

Note: The CSDAT pin (pin15), which is unused in Continuous mode, should be pulled up to VDD through a 100 kΩ resistor. Table 2-4 details the MRF89XA pin configuration and chip mode.

FIGURE 3-20: HOST MCU CONNECTIONS IN CONTINUOUS MODE



3.9.5 CONTINUOUS MODE EXAMPLE

The data processing related registers are appropriately configured as listed in Table 3-7. In this example, we assume that both the Bit synchronizer and Sync Word recognition are on.

TX Mode:

- Go to TX mode (and wait for TX to be ready, see Figure 5-3).
- Send all packet bits on the DATA pin synchronously with the DCLK signal provided on IRQ1.
- 3. Go to Sleep mode.

RX Mode:

- Program RX interrupts: IRQ0 mapped to Sync (IRQ0RXS<1:0> = 00) and IRQ1 mapped to DCLK (Bit synchronizer enabled).
- 2. Go to RX mode (note that RX is not ready immediately, see Figure 5-2).
- 3. Wait for Sync interrupt.
- 4. Get all packet bits on the DATA pin to be in sync with the DCLK signal provided on IRQ1.
- 5. Go to Sleep mode.

3.9.6 CONTINUOUS MODE REGISTERS

The registers associated with Continuous mode are:

- GCONREG (Register 2-1)
- DMODREG (Register 2-2)
- FDEVREG (Register 2-3)
- BRSREG (Register 2-4)
- FLTHREG (Register 2-5)
- FIFOCREG (Register 2-6)
- FTXRXIREG (Register 2-14)
- FTPRIREG (Register 2-15)
- RSTHIREG (Register 2-16)
- FILCREG (Register 2-17)
- PFCREG (Register 2-18)
- SYNCREG (Register 2-19)
- RSTSREG (Register 2-21)
- OOKCREG (Register 2-22)
- SYNCV31REG (Register 2-23)
- SYNCV23REG (Register 2-24)
- SYNCV15REG (Register 2-25)
- SYNCV07REG (Register 2-26)

TABLE 3-7: CONFIGURATION REGISTERS RELATED TO DATA PROCESSING (ONLY) IN CONTINUOUS MODE

Register Name	Register Bits	TX	RX	Description
DMODREG	DMODE0, DMODE1	Х	Х	Defines data operation mode (→ Continuous)
FTXRXIREG	IRQ0RXS<1:0>		Х	Defines IRQ0 source in RX mode
SYNCREG	SYNCREN		Х	Enables Sync Word recognition
SYNCREG	SYNCWSZ<1:0>		Х	Defines Sync Word size
SYNCREG	SYNCTEN<1:0>		Х	Defines the error tolerance on Sync Word recognition
SYNCV31REG	SYNCV<31:24>		Х	Defines Sync Word value
SYNCV23REG	SYNCV<23:16>		Х	Defines Sync Word value
SYNCV15REG	SYNCV<15:8>		Х	Defines Sync Word value
SYNCV07REG	SYNCV<7:0>		Х	Defines Sync Word value

3.10 Buffered Mode

In Buffered mode operation, the NRZ data to/from the modulator or demodulator is not accessed by the host microcontroller but is stored in the FIFO and accessed via the SPI data interface. This frees the host microcontroller for other tasks between processing data from the MRF89XA. In addition, it simplifies software development overhead and reduces microcontroller performance requirements (that is, speed and response). Note that in this mode the packet handler stays inactive. The interface for Buffered mode is shown in Figure 3-21.

Another important feature is the ability to empty the FIFO in Standby mode, ensuring low-power consumption and adding greater software flexibility.

Note: In this case, Bit Synchronizer is automatically enabled in Buffered mode. The Sync Word recognition must be enabled (SYNCREN = 1) independently of the FIFO filling method selected (FIFOFM).

3.10.1 TX PROCESSING

After entering TX in Buffered mode, the MRF89XA expects the host microcontroller to write to the FIFO, through the SPI data interface, and all the data bytes to be transmitted (preamble, Sync Word, and payload).

Actual transmission of the first byte starts either when the FIFO is not empty (that is, first byte written by the host microcontroller) or when the FIFO is full depending on the IRQ0TXST bit (FTPRIREG<4>) setting.

In Buffered mode, the packet length is not limited, as long as there are bytes inside the FIFO to be sent. When the last byte is transferred to the SR, the FIFOEMPTY IRQ source is issued to interrupt the host microcontroller, when the FIFO can still be filled with additional bytes if required.

When the last bit of the last byte has left the Shift Register (SR) (that is, eight bit periods later), the TXDONE interrupt source is issued and the user can exit TX mode after waiting at least one bit period from the last bit processed by the modulator. If the transmitter is switched OFF during transmission (for example, entering another chip mode), it stops immediately, even if there is still unsent data.





FIGURE 3-21: BUFFERED MODE BLOCK DIAGRAM



3.10.2 RX PROCESSING


After entering RX in Buffered mode, the MRF89XA requires the host microcontroller to get the received data from the FIFO. The FIFO starts to be filled with received bytes either when a Sync Word has been detected (in this case only the bytes following the Sync Word are filled into the FIFO) or when the FIFOFSC bit (FPPRIREG<6>) is issued by the user depending on the state of bit, FIFOFM (FTPRIREG<7>).

In Buffered mode, the packet length is not limited (that is, as long as FIFOFSC is set, the received bytes are shifted into the FIFO).

The host microcontroller software must therefore manage the transfer of the FIFO contents by interrupt and ensure reception of the correct number of bytes. In this mode, even if the remote transmitter has stopped, the demodulator outputs random bits due to noise.

When the FIFO is full, the FIFOFULL IRQ (source) is issued to alert the host microcontroller that at that time, the FIFO can still be unfilled without data loss. If the FIFO is not unfilled, after the SR is full (that is, 8 bits periods later), FOVRRUN is asserted and the SR's content is lost.

Figure 3-23 illustrates RX processing with a 16-byte FIFO size and FIFOFSC = 0. Note that in the example of **Section 3.10.5**, **Buffered Mode Example**, the host microcontroller does not retrieve any bytes from the FIFO through SPI data interface, causing an overrun.



3.10.3 INTERRUPT SIGNALS MAPPING

Table 3-8 and Table 3-9 describe the interrupts available in Buffered mode.

TABLE 3-8: INTERRUPT MAPPING IN BUFFERED RX AND STANDBY MODE

Interrupt Name	Interrupts	Data Mode	Interrupt Type	RX Interrupt Source	Standby Interrupt Source
IRQ0RXS<1:0>					
00 (default)	IRQ0	Buffered	Output	_	_
01	IRQ0	Buffered	Output	WRITEBYTE	_
10	IRQ0	Buffered	Output	FIFOEMPTY	FIFOEMPTY
11	IRQ0	Buffered	Output	Sync Pattern	_
IRQ1RXS<1:0>					
00 (default)	IRQ1	Buffered	Output	_	_
01	IRQ1	Buffered	Output	FIFOFULL	FIFOFULL
10	IRQ1	Buffered	Output	RSSI	_
11	IRQ1	Buffered	Output	FIFO_THRESHOLD	FIFO_THRESHOLD

Note: Also refer the DMODE1 and DMODE0 bits in the FTXRXIREG and FTPRIREG registers for details.

TABLE 3-9: INTERRUPT MAPPING IN BUFFERED TX MODE

Interrupt Name	Interrupts	Data Mode	Interrupt Type	Interrupt Source
IRQ0TXST				
0 (default)	IRQ0	Buffered	Output	FIFOEMPTY
1	IRQ0	Buffered	Output	FIFOEMPTY
IRQ1TX				
0 (default)	IRQ1	Buffered	Output	FIFOFULL
1	IRQ1	Buffered	Output	TXDONE

Note: Also refer the DMODE1 and DMODE0 bits in the FTXRXIREG and FTPRIREG registers for details.


3.10.4 HOST MICROCONTROLLER CONNECTIONS IN BUFFERED MODE

Depending on the application, some host microcontroller connections may not be required:

- IRQ0: If none of the relevant IRQ sources are used, leave the pin floating.
- IRQ1: If none of the relevant IRQ sources are used, leave the pin floating.
- SDO: If no read register access is needed and the device is used in TX mode only, in this case, pull up to VDD through a 100 kΩ resistor.

Note: The DATA pin (pin 20), which is unused in Buffered mode, should be pulled up to VDD through a 100 kΩ resistor. Table 2-4 provides details about the MRF89XA pin configuration and chip mode.

FIGURE 3-24: HOST MCU
CONNECTIONS IN
BUFFERED MODE



3.10.5 BUFFERED MODE EXAMPLE

The data processing related registers are appropriately configured as listed in Table 3-10. In this example, we assume that Sync Word recognition is on and FIFOFM = 0.

TABLE 3-10: CONFIGURATION REGISTERS RELATED TO DATA PROCESSING IN BUFFERED MODE

Register Name	Register Bits	TX	RX	Description
DMODREG	DMODE0, DMODE1	Х	Х	Defines data operation mode (→Buffered)
FIFOCREG	FSIZE<1:0>	Х	Χ	Defines FIFO size
FIFOCREG	FTINT<5:0>	Х	Х	Defines FIFO threshold
FTXRXIREG	IRQ0RXS<1:0>	_	Х	Defines IRQ0 source in RX mode
FTXRXIREG	IRQ1RXS<1:0>	_	Х	Defines IRQ1 source in RX mode
FTXRXIREG	IRQ1TX	Х	_	Defines IRQ1 source in TX mode
FTPRIREG	IRQ0TXST	Х	_	Defines IRQ0 source in TX mode
FTPRIREG	FIFOFM	_	Х	Defines FIFO filling method
FTPRIREG	FIFOFSC	_	Х	Controls FIFO filling status
SYNCREG	SYNCREN	_	Х	Enables Sync Word recognition
SYNCREG	SYNCWSZ<1:0>	_	Χ	Defines Sync Word size
SYNCREG	SYNCTEN<1:0>	_	Х	Defines the error tolerance on Sync Word recognition
SYNCV31REG	SYNCV<31:24>	_	Χ	Defines Sync Word value
SYNCV23REG	SYNCV<23:16>	_	Х	Defines Sync Word value
SYNCV15REG	SYNCV<15:8>		Х	Defines Sync Word value
SYNCV07REG	SYNCV<7:0>	_	Х	Defines Sync Word value

TX Mode:

- Program TX start condition and IRQs: Start TX when FIFO is not empty (IRQ0TXST = 1) and IRQ1 mapped to TXDONE (IRQ1TX = 1).
- 2. Go to TX mode (and wait for TX to be ready, see Figure 5-3).
- Write packet bytes into FIFO. TX starts when the first byte is written (IRQ0TXST = 1). Assumption: The FIFO is being filled through the SPI Data faster than being unfilled by SR.
- 4. Wait for TXDONE interrupt (+ 1 bit period).
- 5. Go to Sleep mode.

RX Mode:

- Program RX/Standby interrupts: IRQ0 mapped to FIFOEMPTY (IRQ0RXS<1:0> = 10) and IRQ1 mapped to the FIFO threshold (IRQ1RXS<1:0> = 11). Configure the FIFO threshold to an appropriate value (for example, to detect packet end, if its length is known).
- Go to RX mode (note that RX is not ready immediately; see Section 5.3.1, Optimized Receive Cycle for more information).
- 3. Wait for the FIFO threshold interrupt (that is, Sync Word has been detected and the FIFO has filled up to the defined threshold).
- If it is packet end, go to Standby (SR's content is lost).
- Read packet byte from the FIFO until FIFOEMPTY goes low (or correct number of bytes is read).
- 6. Go to Sleep mode.

3.11 Packet Mode

Similar to Buffered mode operation, in Packet mode the NRZ data to/from the modulator or demodulator is not directly accessed by the host microcontroller, but it is stored in the FIFO and accessed through the SPI data interface.


The MRF89XA's packet handler also performs several packet-oriented tasks such as preamble and Sync Word generation, CRC calculation or check, DC scrambling (whitening or dewhitening of data), and address filtering. This simplifies the software still further and reduces microcontroller overhead by performing these repetitive tasks within the MRF89XA itself.

Another important feature is the ability to fill and empty the FIFO in Standby mode, ensuring optimum power consumption and adding more flexibility to the software. Figure 3-25 shows the interface diagram during Packet Mode.

Note: Bit Synchronizer and Sync Word recognition are automatically enabled in Packet

mode.

FIGURE 3-25: PACKET MODE BLOCK DIAGRAM



3.11.0.1 Packet Format

Two packet formats are supported: Fixed length and Variable length, which are selected by the PKTLENF bit (PKTCREG<7>). The maximum size of the payload is limited by the size of the FIFO selected (16, 32, 48, or 64 bytes).

3.11.0.2 Fixed Length Packet Format


In applications where the packet length is fixed in advance, this mode of operation may be useful to minimize RF overhead (no length byte field is required). All nodes, whether TX only, RX only, or TX/RX, are programmed with the same packet length value.

The length of the payload is set by the PLDPLEN<6:0> bits (PLOADREG<6:0) and is limited by the size of the FIFO selected. The length stored in this register relates only to the payload, which includes the message and the optional address byte. In this mode, the payload must contain at least one byte (that is, address or message).

A fixed length packet frame format is illustrated in Figure 3-26, which contains the following fields:

- Preamble (1010...)
- Sync Word (Network ID)
- · Optional Address byte (Node ID)
- · Message data
- · Optional 2-bytes CRC checksum

FIGURE 3-26: FIXED LENGTH PACKET FORMAT



3.11.0.3 Variable Length Packet Format

This mode is necessary in applications where the length of the packet is not known in advance and can vary over time. It is then necessary for the transmitter to send the length information together with each packet in order for the receiver to operate properly.


In this mode, the length of the payload (indicated by the length byte in Figure 3-27) is given by the first byte of the FIFO and is limited only by the width of the FIFO selected. In this mode, the payload must contain at least 2 bytes (that is, length plus address or message byte).

A variable length packet frame format is illustrated in Figure 3-27, which contains the following fields:

- Preamble (1010...)
- Sync Word (Network ID)
- · Length byte
- · Optional Address byte (Node ID)
- · Message data
- · Optional 2-bytes CRC checksum

Note: The length byte is not included in the CRC calculation.

FIGURE 3-27: VARIABLE LENGTH PACKET FORMAT



3.11.1 TX PROCESSING

In TX mode, the packet handler dynamically builds the packet by performing the following operations on the payload available in the FIFO:

- Adding a programmable number of preamble bytes
- · Adding a programmable Sync Word
- Optionally calculating CRC over complete payload field (optional length byte plus optional address byte plus message) and appending the 2 bytes checksum
- Optional support for DC-free encoding of the data (Manchester or Whitening)

Only the payload (including optional address and length fields) should be provided by the user in the FIFO.

Assuming that the device is in TX mode, and then depending on the setting of the IRQ0TXST bit (FTPRI-REG<4>), packet transmission (starting with programmed preamble) starts either after the first byte is written into the FIFO (IRQ0TXST = 1) or after the number of bytes written reaches the user-defined threshold (IRQ0TXST = 0). The FIFO can be fully or partially filled in Standby mode through the FRWAXS bit (FCRCREG<6>). In this case, the start condition is only checked when entering TX mode.

At the end of the transmission (TXDONE = 1), the user must exit TX mode if required (for example, back to Standby mode).

While in TX mode, before and after packet transmission (not enough bytes or TXDONE), additional preamble bytes are sent to the modulator. When the start condition is met, the current additional preamble byte is completely sent before the transmission of the next packet (that is, programmed preamble) is started.

3.11.2 RX PROCESSING

In RX mode the packet handler extracts the user payload to the FIFO by performing the following operations:

- Receiving the preamble and stripping off the preamble
- Detecting the Sync Word and stripping off the Sync Word
- · Optional DC-free decoding of data
- · Optionally checking the address byte
- Optionally checking CRC and reflecting the result on the STSCRCEN bit (PKTREG<0>) and CRCOK from IRQ source (for more information, refer to Register 2-14).

Only the payload (including optional address and length fields) is made available in the FIFO.

PLREADY and CRCOK interrupts (the latter only if CRC is enabled) can be generated to indicate the end of the packet reception (for more information, refer to Register 2-14).

By default, if the CRC check is enabled and fails for the current packet, the FIFO is automatically cleared and neither of the two interrupts is generated and a new packet reception is started. This autoclear function can be disabled via the ACFCRC bit (FCRCREG<7>) and, in this case, even if CRC fails, the FIFO is not cleared and only the PLREADY IRQ source is issued.

Once fully received, the payload can also be fully or partially retrieved in Standby mode from the FRWAXS bit. At the end of the reception, although the FIFO automatically stops being filled, it still depends on the user to explicitly exit RX mode if required (for example, go to Standby mode to get payload). The FIFO must be empty for a new packet reception to start.

3.11.3 PACKET FILTERING

The MRF89XA packet handler offers several mechanisms for packet filtering ensuring that only useful packets are made available to the host microcontroller, significantly reducing system power consumption and software complexity.

3.11.3.1 Sync Word-Based

Sync Word filtering or recognition is enabled in Packet mode. It is used for identifying the start of the payload and also for network identification. As described earlier, the Sync Word recognition block is configured (with size, error tolerance, value) from the SYNCREN, SYNCWSZ, SYNCTEN, SYNCV31-0 bits in the SYNCREG, SYNCV31REG, SYNCV23REG, SYNCV15REG, and SYNCV07REG Configuration registers. This information is used for appending Sync Word in TX and filtering packets in RX.

Every received packet that does not start with this locally configured Sync Word is automatically discarded, and no interrupt is generated.

When the Sync Word is detected, payload reception automatically starts and the Sync IRQ source is issued.

3.11.3.2 Length-Based

In variable length Packet mode, the PLDPLEN<6:0> bits (PLOADREG<6:0>) must be programmed with the maximum length permitted. If the received length byte is smaller than this maximum, the packet is accepted and processed; otherwise, it is discarded.

To disable this function, the user should set the value of the PLDPLEN<6:0> bits to the value of the FIFO size selected.

Note:

The received length byte, as part of the payload, is not stripped off the packet and is made available in the FIFO.

3.11.3.3 Address-Based

Address filtering can be enabled through the ADDFIL<1:0> bits (PKTCREG<2:1>). It adds another level of filtering above the Sync Word, which is typically useful in multi-node networks where a network ID is shared between all nodes (Sync Word) and each node has its own ID (address).

Three address-based filtering options are available:

- ADDFIL = 01: Received address field is compared with the internal register, NADDSREG. If they match, the packet is accepted and processed; otherwise, it is discarded.
- ADDFIL = 10: Received address field is compared with the internal register, NADDSREG, and the constant 0x00. If either is a match, the received packet is accepted and processed; otherwise, it is discarded. This additional check with a constant is useful for implementing broadcast in multi-node networks.
- ADDFIL = 11: Received address field is compared with the internal register, NADDSREG, and the constants 0x00 and 0xFF. If any of the three matches, the received packet is accepted and processed; otherwise, it is discarded. These additional checks with constants are useful for implementing broadcast commands of all nodes.

Here the received address byte, as part of the payload, is not stripped off the packet and is made available in the FIFO. In addition, NADDSREG and ADDFIL<1:0> bits from PKTCREG only apply to RX. On TX side, if address filtering is expected, the address byte should be put into the FIFO like any other byte of the payload.

3.11.3.4 CRC-Based


The CRC check is enabled by setting the CHKCRCEN bit (PKTCREG<3>). This bit is used for checking the integrity of the message. A 16-bit CRC checksum is calculated on the payload part of the packet and is appended to the end of the transmitted message. The CRC checksum is calculated on the received payload and compared to the transmitted CRC. The result of the comparison is stored in the STSCRCEN bit (PKTCREG<0>), and an interrupt can also be generated on IRQ1.

- On the TX side, a 2-byte CRC checksum is calculated on the payload part of the packet and appended to the end of the message.
- On the RX side, the checksum is calculated on the received payload and compared with the two checksum bytes received. The result of the comparison is stored in the STSCRCEN bit from and the CRCOK IRQ source (refer to Register 2-14 for details).

By default, if the CRC check fails, the FIFO is cleared and no interrupt is generated. This filtering function can be disabled through the ACFCRC bit (FCRCREG<7>), and, if CRC fails, the FIFO is not cleared and only the PLREADY interrupt goes high (for more information, refer to Register 2-14). In both cases, the two CRC checksum bytes are stripped off by the packet handler and only the payload is made available in the FIFO.

The CRC is based on the CCITT polynomial as illustrated in Figure 3-28. This implementation also detects errors due to leading and trailing zeros. For more information on CRC polynomial computation in C#, see Appendix B: "CRC Computation in C".

FIGURE 3-28: CRC POLYNOMIAL IMPLEMENTATION



3.11.4 DC-FREE DATA MECHANISMS

The payload to be transmitted may contain long sequences of '1's and '0's. These continuous sequences introduce a DC bias in the transmitted signal, which causes a non-uniform power distribution spectrum over the occupied channel bandwidth. These sequences also degrade the performance of the demodulation and data, and clock recovery functions in the receiver, which could further introduce data dependencies in the normal operation of the demodulator. System performance can be enhanced if the payload bits are randomized to reduce DC biases and increase the number of bit transitions. Therefore, it is useful if the transmitted data is random and DC-free.

To handle such instances, two techniques are available in the packet handler: Manchester encoding and Data Whitening. However, only one of the two methods should be enabled at a time.

3.11.4.1 Manchester Data Encoding

Manchester encoding/decoding is enabled by setting the MCHSTREN bit (PLOADREG<7>) and can be used in Packet mode only. The NRZ data is converted to Manchester code by coding '1' as '10' and '0' as '01'.

Figure 3-29 illustrates Manchester data encoding. NRZ data is converted to Manchester by encoding the 1 bits as 10 chip sequences, and the 0 bits as 01 chip sequences. Manchester encoding guarantees DC-balance and frequent data transitions in the encoded data. The maximum Manchester chip rate corresponds to the maximum bit rate given in the Transmitter Electrical specifications in Table 5-6.

In this case, the maximum chip rate is the maximum bit rate given in the specifications section and the actual bit rate is half the chip rate. Manchester encoding and decoding is only applied to the payload and CRC checksum while the preamble and Sync Word are kept NRZ. However, the chip rate from the preamble to CRC is the same and defined by the BRVAL<6:0> bits (BRSREG<6:0>) (Chip Rate = Bit Rate NRZ = 2 x Bit Rate Manchester).

Therefore, Manchester encoding or decoding is made transparent to the user who still provides or retrieves NRZ data to or from the FIFO. See the Manchester encoding or decoding bit pattern in Figure 3-30.

3.11.4.2 Data Whitening

Another technique called data whitening or scrambling is widely used for randomizing the user data before radio transmission. The data is whitened using a random sequence on the TX side and dewhitened on the RX side using the same sequence. Compared to the Manchester technique, it has the advantage of retaining the NRZ data rate (that is, actual bit rate is not halved).

The whitening or dewhitening process is enabled by setting the WHITEN1 bit (PKTCREG<4>). A 9-bit Linear Feedback Shift Register (LFSR) is used to generate a random sequence. The payload and 2-byte CRC checksum is then XORed with this random sequence as illustrated in Figure 3-31. The data is dewhitened on the receiver side by XORing with the same random sequence.

Payload whitening or dewhitening is made transparent to the user who still provides or retrieves NRZ data to or from the FIFO.







FIGURE 3-30: MANCHESTER ENCODING/DECODING

		1/BR	1/Sy	nc						BR	Pa	yload.					l
RF chips @ BR	 1	1	1	0	1	0	0	1	0 0	1	0	1	1 0	1		0	 L.
User/NRZ bits Manchester OFF	 1	1	1	0	1	0	0	1	0 0	1	0	1	1 0	1		0	 ,
User/NRZ bits Manchester ON	 1	1	1	0	1	0	0		1 0	<u>.</u>	() 1			1	1	

FIGURE 3-31: DATA WHITENING



3.11.5 INTERRUPT SIGNAL MAPPING

Table 3-11 and Table 3-12 provide the descriptions of the interrupts available in Packet mode.

TABLE 3-11: INTERRUPT MAPPING IN RX AND STANDBY IN PACKET MODE

Interrupt Name	Interrupts	Data Mode	Interrupt Type	RX Interrupt Source	Standby Interrupt Source
IRQ0RXS<1:0>					
00 (default)	IRQ0	Packet	Output	PLREADY	_
01	IRQ0	Packet	Output	WRITEBYTE	_
10	IRQ0	Packet	Output	FIFOEMPTY	FIFOEMPTY
11	IRQ0	Packet	Output	Sync/Address Match ⁽²⁾	_
IRQ1RXS<1:0>					
00 (default)	IRQ1	Packet	Output	CRCOK	_
01	IRQ1	Packet	Output	FIFOFULL	FIFOFULL
10	IRQ1	Packet	Output	RSSI	_
11	IRQ1	Packet	Output	FIFO_THRESHOLD	FIFO_THRESHOLD

Note 1: Address Match is valid only if Address Filtering is Enabled.

TABLE 3-12: INTERRUPT MAPPING IN TX PACKET MODE

Interrupt Name	Interrupts	Data Mode	Interrupt Type	Interrupt Source
IRQ0TXST				
0 (default)	IRQ0	Packet	Output	FIFO_THRESHOLD
1	IRQ0	Packet	Output	FIFOEMPTY
IRQ1TX				
0 (default)	IRQ1	Packet	Output	FIFOFULL
1	IRQ1	Packet	Output	TXDONE

Note: Also refer the DMODE1 and DMODE0 bits in the FTXRXIREG and FTPRIREG registers for details.

^{2:} Also refer the DMODE1 and DMODE0 bits in the FTXRXIREG and FTPRIREG registers for details.


3.11.6 HOST MICROCONTROLLER INTERFACE CONNECTIONS IN PACKET MODE

Depending on the application, some of the host microcontroller connections may not be needed:

- IRQ0: If none of the relevant IRQ sources are used. In this case, leave the pin floating.
- IRQ1: If none of the relevant IRQ sources are used. In this case, leave the pin floating.
- SDO: If no read register access is needed and the device is used in TX mode only. In this case, pull up to VDD through a 100 kΩ resistor.

Note: The DATA pin (pin 20), which is unused in Packet mode, should be pulled up to VDD through a 100 k Ω resistor. Table 2-4 provides details about the MRF89XA pin configuration and chip mode.

FIGURE 3-32: HOST MCU CONNECTIONS IN PACKET MODE



3.11.7 PACKET MODE EXAMPLE

The data processing related registers are appropriately configured as shown in Table 3-13. In this example, we assume that CRC is enabled with autoclear on.

TABLE 3-13: CONFIGURATION REGISTERS RELATED TO DATA PROCESSING (ONLY) IN PACKET MODE

Register Name	Register Bits	TX	RX	Description
DMODREG	DMODE0, DMODE1	Х	Х	Defines data operation mode (→Packet)
FIFOCREG	FSIZE<1:0>	Х	Х	Defines FIFO size
FIFOCREG	FTINT<5:0>	Х	Х	Defines FIFO threshold
FTXRXIREG	IRQ0RXS<1:0>	_	Х	Defines IRQ0 source in RX & Standby modes
FTXRXIREG	IRQ1RXS<1:0>	_	Х	Defines IRQ1 source in RX & Standby modes
FTXRXIREG	IRQ1TX	Х	_	Defines IRQ1 source in TX mode
FTPRIREG	IRQ0TXST	Х	_	Defines IRQ0 source in TX mode
SYNCREG	SYNCREN	_	Х	Enables Sync Word recognition
SYNCREG	SYNCWSZ<1:0>	_	Х	Defines Sync Word size
SYNCREG	SYNCTEN<1:0>	_	Х	Defines the error tolerance on Sync Word recognition
SYNCV31REG	SYNCV<31:24>	_	Х	Defines Sync Word value
SYNCV23REG	SYNCV<23:16>	_	Х	Defines Sync Word value
SYNCV15REG	SYNCV<15:8>	_	Х	Defines Sync Word value
SYNCV07REG	SYNCV<7:0>	_	Х	Defines Sync Word value
PLOADREG	MCHSTREN	Х	Х	Enables Manchester encoding/decoding
PLOADREG	PLDPLEN<6:0>	X ⁽¹⁾	Х	Length in fixed format, max RX length in variable format
NADDSREG	NLADDR<7:0>	_	Х	Defines node address for RX address filtering
PKTCREG	PKTLENF	Х	Х	Defines packet format (fixed or variable length)
PKTCREG	PRESIZE<1:0>	Х	_	Defines the size of preamble to be transmitted
PKTCREG	WHITEON	Х	Х	Enables whitening/de-whitening process
PKTCREG	CRCEN	Х	Х	Enables CRC calculation/check
PKTCREG	ADDFIL<1:0>	_	Х	Enables and defines address filtering
PKTCREG	CRCSTSEN	Х	Х	Enables CRC Status check
FCRCERG	ACFCRC	_	Х	Enables FIFO autoclear if CRC failed
FCRCERG	FRWAXS	Χ	Х	Defines FIFO access in Standby mode

Legend: X indicates support function in TX/RX mode — means no support in TX/RX mode.

Note 1: Fixed format only.

TX Mode:

- Program TX start condition and IRQs: Start TX when the FIFO is not empty (IRQ0TXST = 1) and IRQ1 mapped to TXDONE (IRQ1TX = 1).
- Set CMOD = Standby mode and enable the FIFO access in Standby mode.
- Write all payload bytes into the FIFO (FRWAXS = 0, Standby interrupts can be used if needed).
- 4. Go to TX mode. When TX is ready (automatically handled), TX starts (IRQ0TXST = 1).
- Wait for TXDONE interrupt (plus one bit period).
- 6. Go to Sleep mode.

RX Mode:

- Program RX/Standby interrupts: IRQ0 mapped to FIFOEMPTY (IRQ0RXS = 10) and IRQ1 mapped to FIFO Threshold (IRQ1RXS = 11). Configure FIFO Threshold to an appropriate value (for example, to detect packet end, if its length is known).
- Go to RX mode by setting the CMOD register. FIFO threshold interrupt occurs when the FIFO is full with received contents. So enabling of IRQ1 to "CRCOK" interrupt is required.
- 3. Wait for CRCOK interrupt.
- 4. Go to Standby mode.
- 5. Read payload byte from the FIFO until FIFOEMPTY goes low, (FRWAXS = 1).
- 6. Go to Sleep mode.

3.11.8 ADDITIONAL INFORMATION TO HANDLE PACKET MODE

If the number of bytes filled for transmission is greater than the actual length of the packet to be transmitted and IRQ0TXST = 1, the FIFO is cleared after the packet has been transmitted. Therefore, the extra bytes in the FIFO are lost. Otherwise, if IRQ0TXST = 0, the extra bytes are kept in the FIFO. This opens up the possibility of transmitting more than one packet by filling the FIFO with multiple packet messages.

It is not possible to receive multiple packets. After a packet has been received and filled in the FIFO, all its contents must be read (that is, the FIFO must be empty for a new packet reception to be initiated).

The PLREADY interrupt goes high when the last payload byte is available in the FIFO and remains high until all its data are read. Similar behavior is applicable to ARDSMATCH and CRCOK interrupts.

The CRC result is available in the STSCRCEN bit immediately as the CRCOK and PLREADY interrupt sources are triggered. In RX mode, the STSCRCEN bit is cleared when the complete payload has been read from the FIFO. If the payload is read in Standby mode, the STSCRCEN bit is cleared when the user goes back to RX mode and a new Sync Word is detected.

The FIFOFM and FIFOFSC bits have no meaning in Packet mode and should be set to their default values only.

3.11.9 PACKET MODE REGISTERS

The registers associated with Packet mode are:

- GCONREG (Register 2-1)
- DMODREG (Register 2-2)
- FDEVREG (Register 2-3)
- BRSREG (Register 2-4)
- FLTHREG (Register 2-5)
- FIFOCREG (Register 2-6)
- FTXRXIREG (Register 2-14)
- FTPRIREG (Register 2-15)
- RSTHIREG (Register 2-16)
- FILCREG (Register 2-17)
- PFCREG (Register 2-18)
- SYNCREG (Register 2-19)
- RSTSREG (Register 2-21)
- OOKCREG (Register 2-22)
- SYNCV31REG (Register 2-23)
- SYNCV23REG (Register 2-24)
- SYNCV15REG (Register 2-25)
- SYNCV07REG (Register 2-26)
- PLOADREG (Register 2-29)
- NADDSREG (Register 2-30)
- PKTCREG (Register 2-31)
- FCRCREG (Register 2-32)

3.12 Initialization

Certain control register values must be initialized for basic operations of the MRF89XA. These values differ from the POR values and provide improved operational parameters. These settings are normally made once after a Reset. After initialization, the other features of the MRF89XA device can be configured based on the application. Accessing a register is implied as a command to the MRF89XA device through the SPI port.

The steps to initialize the MRF89XA using the control registers are as follows:

- 1. In the GCONREG register:
 - a) Set the Chip Mode (CMOD<2:0>), Frequency Band (FBS<1:0>), and VCO Trim (VCOT<1:0>) bits.
 - b) Program the Frequency band.
 - Set the Trim bits to appropriately tune in the VCO.
- 2. In the DMODREG register:
 - a) Select the Modulation Type using the MOD-SEL<1:0> bits.
 - Enable DATA mode for Transmission using the DMODE0 and DMODE1 bits.
 - Select the gain for IF chain using the IFGAIN<1:0> bits.
 - d) In the FDEVREG register, program the Frequency Deviation bits (FDVAL<7:0>).
- 3. In the BRSREG register, program the Bit Rate using the BRVAL<6:0> bits.
- In the FLTHREG register, set the Floor Threshold for OOK using the FTOVAL<7:0> bits.
- In the FIFOCREG register, configure the FIFO Size and FIFO Threshold using the FSIZE<1:0> and FTINT<5:0> bits.
- In the PACREG register, configure the Power Amplifier Ramp Control using the PARC<1:0> bits.
- 7. In the FTXRXIREG register:
 - a) Configure the RX interrupts for IRQ0 and IRQ1 using the IRQ0RXS<1:0> and IRQ1RXS<1:0> bits.
 - b) Configure the TX interrupts for IRQ1 using the IRQ1TX bit.
- 8. In the FTPRIREG register:
 - a) Configure the TX interrupts for IRQ0 using the IRQ0TXST bit.
 - Enable PLL Lock for interrupt on IRQ1 using the LENPLL bit.
- In the RSTHIREG, program the RSSI Threshold value for interrupt request using the RTIVAL<7:0> bits.
- 10. In the FILCREG register, enable the Passive Filter using the PASFILV<3:0> bits.
- 11. Configure RX parameters:

- Enable Passive Filter with the value as set in step 10.
- b) Set f_c and f_o .
- Enable SYNC and Set SYNC Word, Size, Length, and Tolerance.
- d) Set configuration bytes for OOK Threshold from OOKCREG.
- 12. In the SYNCREG register, set SYNCWSZ<1:0> = 11 for 32-bit SYNC Word.
- 13. Configure TX parameters:
 - a) Change or Reset f_c .
 - b) In the TXCONREG register, enable TX and its transmit power using the TXIPOLFV<3:0> and TXOPVAL<2:0> bits.
- In the CLKOUTREG register, configure the Clock Settings using the CLKOCNTRL and CLKOFREQ<4:0> bits.
- 15. Configure the Packet Frame parameters in the PLOADREG, NADDSREG, PKTCREG, and FCRCREG registers:
 - a) Enable Manchester Encoding.
 - Set the packet format and the length of the packet.
 - c) Set the Node local address.
 - d) Program preamble variables.
 - e) Configure CRC parameters.
 - f) Enable Address Filtering.
- In the FCRCREG register, enable FIFO write access using the FRWAXS bit.
 - **Note 1:** Program registers 0x00 0x1F with appropriate settings. (General Configuration Parameters, IRQ Parameters, and Packet Parameters).
 - 2: Clear the PLL Lock flag by setting the LSTSPLL bit (FTPRIREG 0x0E<1>) to '1'.
 - 3: Program CMOD bits (GCONREG 0x00 <7:5>) to '0b010 Frequency Synthesizer mode.
 - **4:** Verify the PLL lock flag through the LSTSPLL bit (FTPRIREG 0x0E<1>). If LSTSPLL = 1, it implies that the MRF89XA is ready to operate at the frequency indicated by the Ri/Pi/Si register set.
 - 5: Program the CMOD bits (GCONREG 0x00 <7:5>) to `0b001 Standby mode.

3.13 Battery Power Management Configuration Values

Battery life can be greatly extended in MRF89XA applications where transmissions from field nodes are infrequent, or network communications can be concentrated in periodic time slots. For example, field nodes in many wireless alarm systems report operational status a few times a day, and can otherwise sleep unless an alarm condition occurs. Sensor networks that monitor parameters that change relatively slowly, such as air and soil temperature in agricultural settings and switching lights ON/OFF, only need to transmit updates a few times per hour.

At room temperature, the MRF89XA draws a maximum of 1 μ A in Sleep mode, with a typical value of 100 nA. To achieve minimum Sleep mode current, the SDI pin (pin 17) and SCK pin (pin 18) must be held logic low, while CSCON pin (pin 14), CSDAT pin (pin 15) and SDO pin (pin 16) must be held logic high.

The MRF89XA can go from Sleep mode through Standby mode and Synthesizer mode to Transmit (or Receive) mode in less than 6 ms. For configuring and driving the device different operating modes refer to Table 2-3. At a data rate of 33.33 kbps, a 32-byte packet with a 4-byte preamble and a 4-byte start pattern takes about 10 ms to transmit. Assume that the MRF89XA then switches to Receive mode for one second to listen for a response and returns to Sleep mode. On the basis of reporting every six hours, the ON to Sleep duty cycle is about 1:21,259, greatly extending battery life over continuous transmit-receive or even standby operation.

The required timing accuracy for the microcontrollers in a sleep-cycled application depends on several factors:

- The required "timestamp" accuracy of data reported by sleeping field nodes. R-C Sleep mode timers built into many microcontrollers have a tolerance of ±20% or more. For applications that require more accurate timestamping, many microcontrollers can run on a watch crystal during Sleep mode and achieve timestamp accuracies better than one second per 24 hours.
- If the base station and any routing nodes present in a network must sleep cycle in addition to the field nodes. Watch crystal control is usually needed to keep all nodes accurately synchronized to the active time slots.
- If the base station and any routing nodes present in a network can operate continuously (AC powered, solar charged batteries), and a loose time stamp accuracy is OK, the microcontrollers in sleeping field nodes can usually operate from internal low-accuracy R-C timers.

Note:

Many host microcontrollers cannot be operated from the MRF89XA buffered clock output if sleep cycling is planned. In Sleep mode, the MRF89XA buffered clock output is disabled, which disables the microcontroller unless it is capable of automatically switching to an internal clock source when external clocking is lost.

Therefore, as previously mentioned, Sleep mode is the lowest power consumption mode in which the clock and all functional blocks of the device are disabled. In case of an interrupt, the device wakes up, switches to Active mode and an interrupt signal generated on the IRQ pin indicates the change in state to the host microcontroller. The source of the interrupt can be determined by reading the status word of the device.

To reduce current consumption, the MRF89XA should be placed in the low-power consuming Sleep mode. In Sleep mode, the 12.8 MHz main oscillator is turned OFF, disabling the RF and baseband circuitry. Data is retained in the control and FIFO registers and the transceiver is accessible through the SPI port. The MRF89XA does not enter Sleep mode if any interrupt remains active, regardless of the state of the CLKOCNTRL bit (CLKOUTREG<7>). This way, the microcontroller can always have a clock signal to process the interrupt. To prevent highcurrent consumption, which results in shorter battery life, it is highly recommended to process and clear interrupts before entering Sleep mode. Unnecessary functions should be turned off to avoid unwanted interrupts. To minimize current consumption, the MRF89XA supports different power-saving modes, along with an integrated wake-up timer.

When switching from Sleep mode to Standby mode, the crystal oscillator is active for no more than 5 ms. Switching from Standby mode to Synthesizer mode, the PLL locks in less than 0.5 ms. PLL lock can be monitored on the PLOCK pin (pin 23) of the MRF89XA. The radio can then be switched to either Transmit or Receive mode. When switching from any other mode back to Sleep mode, the device drops to its Sleep mode current in less than 1 ms.

To make the MRF89XA device enter into Sleep mode, certain control register values must be initialized. The sequence to program the control registers for entering into Sleep mode and Wake-up modes are as follows:

For Sleep mode:

- 1. Check the IRQ bit status.
- 2. Handle Interrupts.
- 3. Configure the GCONREG register.
- 4. Set or reset CLKOUT in the CLKOUTREG register.

EXAMPLE 3-1: TO PUT THE MRF89XA INTO SLEEP MODE

Set CMOD<2:0> (GCONREG<2:0>) = 0

The MRF89XA device can wake up from any interrupt activity.

For Wake-up mode, perform any of the following tasks:

- · Enter in TX/RX mode.
- · Enable CLKOUT.
- · Set the INT pin.

EXAMPLE 3-2: TO WAKE THE MRF89XA FROM SLEEP MODE

Set CMOD<2:0> (GCONREG<2:0>) = 1

3.13.1 POWER-SAVING MODE REGISTERS

The registers associated with power-saving modes are:


- GCONREG (Register 2-1)
- DMODREG (Register 2-2)
- FDEVREG (Register 2-3)
- BRSREG (Register 2-4)
- FTXRXIREG (Register 2-14)
- FTPRIREG (Register 2-15)
- CLKOUTREG (Register 2-28)

4.0 APPLICATION DETAILS

4.1 Application Schematic

An application circuit schematic of the MRF89XA with a matching circuit of the SAW filter and antenna is illustrated in Figure 4-1. This application design (that is, schematics and BOM) can be replicated in the final application board for optimum performance.

FIGURE 4-1: APPLICATION CIRCUIT SCHEMATIC



4.2 RF Transmitter Matching

The optimum load for the RF port at a given frequency band is listed in Table 4-1. These load values in the table are expected by the RF port pins to have as an antenna load for maximum power transfer. For all antenna applications, an RF choke inductor (L2) must be included during transmission because the RF outputs are of open-collector type.

4.3 Antenna Components

The MRF89XA is single-ended and has an unbalanced input and output impedance close to 30-j25. Therefore, it only requires a matching circuit to the SAW filter and antenna. The C11, C12, and L6 are part of the matching network these components make for the antenna circuit. L1, C4, and C5 are tuned to provide that impedance (30+j25) to the RFIO pin. In this case, the transceiver can transfer all power toward the antenna. This impedance is called Optimum Load Impedance. L2 is an RF choke inductor. L3 and L4 are VCO inductors. The details are shown in Figure 4-1.

TABLE 4-1: ANTENNA LOAD VALUES FOR 868 MHz AND 915 MHz FREQUENCY BANDS

Band	FL1	C5	C4	L1
868 MHz	TA0801A	1.8 pF	22 pF	8.2 nH
915 MHz	TA0281A	1.8 pF	30 pF	10 nH


Note 1: The SAW filter can be of EPCOS (B3717 and B3588) or Taisaw (TA0801A and TA0281A) for 868 MHz and 915 MHz respectively with matching components remaining the same as shown in Figure 4-1 and Table 4-1.


4.4 SAW FILTER

FL1 is a SAW filter. While in Transmitting mode, the SAW filter is used to suppress the harmonics. While in Receiving mode, the SAW filter is used to reject the image frequencies and out-of-band interfering signals.

4.4.1 SAW FILTER PLOT

Figure 4-2 and Figure 4-3 illustrate the plots of the SAW filter used in the application circuit. The plots shown are representative. For exact specifications, refer to the SAW Filter manufacturer data sheet.






4.5 POWER AMPLIFIER

The Power Amplifier (PA) integrated in the MRF89XA operates under a regulated voltage supply of 1.8V. The external RF choke inductor is biased using an internal regulator output made available on the PARS pin (pin 29). These features help PA output power to be consistent over the power supply range. This is important for applications that allow predictable RF performance and battery life.

4.5.1 OPTIMUM LOAD IMPEDANCE

As the PA and the LNA front-ends in the MRF89XA share the same input or output pin, they are internally matched to approximately 50Ω . Figure 4-4 illustrates the optimum load impedance of RFIO through an impedance chart.

FIGURE 4-4: OPTIMAL LOAD IMPEDANCE CHART




Note: Refer to **Section 4.8**, **Bill of Materials** for an optimized PA load setting.

4.5.2 SUGGESTED PA BIASING AND MATCHING

The recommended PA bias and matching circuit is illustrated in Figure 4-5.

FIGURE 4-5: RECOMMENDED PA BIASING AND OUTPUT MATCHING



Refer to Section 4.8, Bill of Materials for the optimized matching arrangement for each frequency band.


4.5.3 COMMON INPUT AND OUTPUT FRONT-END

The Receiver and Transmitter share the same RFIO pin (pin 31). Figure 4-6 illustrates the configuration of the common RF front-end.

In Transmit mode, the PA and the PA regulator are active, with the voltage on the PARS pin equal to the nominal voltage of the regulator (1.8V). The external inductance is used to bias the PA.

In Receive mode, both the PA and the PA regulator are OFF and PARS is tied to the ground. The RF choke inductor is then used to bias the LNA.


FIGURE 4-6: FRONT-END DESCRIPTION



4.5.4 PLL LOOP FILTER

To adequately reject spurious components arising from the comparison frequency FCOMP, an external second order loop filter is used. Figure 4-7 illustrates the loop filter circuit.

FIGURE 4-7: Loop Filter



The recommendations made in Section 3.2.4.1, PLL Requirements and the loop filter proposed in the application schematic's BOM in Section 4.8, Bill of Materials can be used. The loop filter settings are frequency band independent and are hence relevant to all implementations of the MRF89XA.

4.5.5 VOLTAGE CONTROLLED OSCILLATOR (VCO)

The integrated VCO requires only two external tank circuit inductors. As the input is differential, the two inductors should have the same nominal value. The performance of these components is important for both the phase noise and the power consumption of the PLL.

It is recommended that a pair of high Q factor inductors is selected. These should be mounted orthogonally to other inductors (in particular the PA choke) to reduce spurious coupling between the PA and VCO. These measures may reduce radiated pulling effects and undesirable transient behavior, thus minimizing spectral occupancy. Ensuring a symmetrical layout of the VCO inductors improves PLL spectral purity.

4.6 VDD Line Filtering

During the Reset event (caused by power-on, a glitch on the supply line or a software Reset), the VDD line should be kept clean. Noise or a periodic disturbing signal superimposed on the supply voltage may prevent the device from getting out of the Reset state. To avoid this, adequate filters should be made available on the power supply lines to keep the distorting signal level below 100-150 mV peak-to-peak, in the DC to 50 kHz range for 200 ms, from VDD ramp start. The usage of regulators or switching power supplies may sometimes introduce switching noise on the VDD line, hence follow the power supply manufacturer's recommendations on how to decrease the ripple of the regulator IC, or how to shift the switching frequency, or both.

4.7 Crystal Specification and Selection Guidelines

Table 4-2 lists the crystal resonator specification for the crystal reference oscillator circuit of the MRF89XA. This specification covers the full range of operation of the MRF89XA and is used in the application schematic (for more information, see **Section 4.8, Bill of Materials**).

TABLE 4-2: CRYSTAL RESONATOR SPECIFICATION

Name	Description	Minimum	Typical	Maximum	Units
f_{xtal}	Nominal frequency	9	12.800	15	MHz
CLOAD	Load capacitance for f_{xtal}	10	15	16.5	pF
Rм	Motional resistance	_	_	100	Ohms
Со	Shunt capacitance	1	_	7	pF
Δf_{xtal}	Calibration tolerance at 25+/-3°C	-15	_	+15	ppm
$\Delta f_{xtal}(\Delta T)$	Stability over temperature range [-40°C; +85°C]	-20	_	+20	ppm
$\Delta f_{xtal}(\Delta t)$	Aging (first year)	5	_	5	ppm

Note: The initial frequency tolerance, temperature stability, and aging performance should be chosen in accordance with the target operating temperature range and the receiver bandwidth selected.

4.8 Bill of Materials

TABLE 4-3: MRF89XA APPLICATION SCHEMATIC BILL OF MATERIALS FOR 868 MHz

Designator	Value	Description	Manufacturer
C1	0.047 μF	Capacitor, Ceramic, 10V, +/-10%, X7R, SMT 0402	Murata Electronics North America
C2	0.22 μF	Capacitor, Ceramic, 16V, +/-10%, X7R, SMT 0402	Murata Electronics North America
C3	1 μF	Capacitor, Ceramic, 6.3V, +/-10%, X5R, SMT 0603	Murata Electronics North America
C4	22 pF	Capacitor, Ceramic, 50V, +/-5%, UHI-Q NP0, SMT 0402	Johanson Technology
C5	1.8 pF	Capacitor, Ceramic, 50V, +/-0.1 pF, UHI-Q NP0, SMT 0402	Johanson Technology
C7	33 pF	Capacitor, Ceramic, 50V, +/-5%, C0G, SMT 0402	Murata Electronics North America
C8	0.1 μF	Capacitor, Ceramic, 16V, +/-10%, C0G, SMT 0402	Murata Electronics North America
C9	680 pF	Capacitor, Ceramic, 50V, +/-5%, C0G, SMT 0402	Murata Electronics North America
C10	0.01 µF	Capacitor, Ceramic, 16V, +/-10%, X7R, SMT 0402	Murata Electronics North America
C11	4.3 pF	Capacitor, Ceramic, 50V, +/-0.1 pF, UHI-Q NP0, SMT 0402	Johanson Technology
C12	1.5 pF	Capacitor, Ceramic, 50V, +/-0.1 pF, UHI-Q NP0, SMT 0402	Johanson Technology
FL1	TA0801A	SAW Filter	Taisaw
L1	8.2 nH	Inductor, Ceramic, +/-5%, SMT 0402	Johanson Technology
L2	100 nH	Inductor, Ceramic, +/-5%, SMT 0402	Johanson Technology
L3	6.8 nH	Inductor, Wirewound, +/-5%, SMT 0402	Johanson Technology
L4	6.8 nH	Inductor, Wirewound, +/-5%, SMT 0402	Johanson Technology
L6	10 nH	Inductor, Ceramic, +/-5%, SMT 0402	Johanson Technology
R1	1 ohm	Resistor, 1%, +/-100 ppm/C, SMT 0402	Vishay/Dale
R2	100K ohm	Resistor, 5%, +/-100 ppm/C, SMT 0402	Yageo
R3	6.8K ohm	Resistor, 1%, +/-100 ppm/C, SMT 0402	Yageo
R4	0 ohm	Resistor, SMT 0402	Yageo
R5		Not Populated	_
U1	MRF89XA	Transceiver	Microchip Technology Inc.
X1	12.800 MHz	Crystal, +/-10 ppm, 15 pF, ESR 100 ohms, SMT 5x3.2mm	

Note: For battery powered applications, a high value capacitance should be implemented in parallel with C1 (typically 10 μF) to offer a low impedance voltage source during startup sequences.

TABLE 4-4: MRF89XA APPLICATION SCHEMATIC BILL OF MATERIALS FOR 915 MHZ

Designator	Value	Description	Manufacturer
C1	0.047 µF	Capacitor, Ceramic, 10V, +/-10%, X7R, SMT 0402	Murata Electronics North America
C2	0.22 μF	Capacitor, Ceramic, 16V, +/-10%, X7R, SMT 0402	Murata Electronics North America
C3	1 µF	Capacitor, Ceramic, 6.3V, +/-10%, X5R, SMT 0603	Murata Electronics North America
C4	30 pF	Capacitor, Ceramic, 25V, +/-5%, UHI-Q NP0, SMT 0402	Johanson Technology
C5	1.8 pF	Capacitor, Ceramic, 50V, +/-0.1 pF, UHI-Q NP0, SMT 0402	Johanson Technology
C7	33 pF	Capacitor, Ceramic, 50V, +/-5%, C0G, SMT 0402	Murata Electronics North America
C8	0.1 μF	Capacitor, Ceramic, 16V, +/-10%, C0G, SMT 0402	Murata Electronics North America
C9	680 pF	Capacitor, Ceramic, 50V, +/-5%, C0G, SMT 0402	Murata Electronics North America
C10	0.01 μF	Capacitor, Ceramic, 16V, +/-10%, X7R, SMT 0402	Murata Electronics North America
C11	1.0 pF	Capacitor, Ceramic, 50V, +/-0.1 pF, UHI-Q NP0, SMT 0402	Johanson Technology
C12	0.9 pF	Capacitor, Ceramic, 50V, +/-0.1 pF, UHI-Q NP0, SMT 0402	Johanson Technology
FL1	TA0281A	SAW Filter	Taisaw
L1	10 nH	Inductor, Ceramic, +/-5%, SMT 0402	Johanson Technology
L2	100 nH	Inductor, Ceramic, +/-5%, SMT 0402	Johanson Technology
L3	5.6 nH	Inductor, Wirewound, +/-5%, SMT 0402	Johanson Technology
L4	5.6 nH	Inductor, Wirewound, +/-5%, SMT 0402	Johanson Technology
L6	10 nH	Inductor, Ceramic, +/-5%, SMT 0402	Johanson Technology
R1	1 ohm	Resistor, 1%, +/-100 ppm/C, SMT 0402	Vishay/Dale
R2	100K ohm	Resistor, 5%, +/-100 ppm/C, SMT 0402	Yageo
R3	6.8K ohm	Resistor, 1%, +/-100 ppm/C, SMT 0402	Yageo
R4	_	Not Populated	_
R5	0 ohm	Resistor, SMT 0402	Yageo
U1	MRF89XA	Transceiver	Microchip Technology Inc.
X1	12.800 MHz	Crystal, +/-10 ppm, 15 pF, ESR 100 ohms, SMT 5x3.2mm	_

Note: For battery powered applications, a high value capacitance should be implemented in parallel with C1 (typically 10 μF) to offer a low impedance voltage source during startup sequences.

4.9 General PCB Layout Design

The following guidelines can be used to assist in high-frequency PCB layout design.

The printed circuit board is usually comprised of two or four basic FR4 layers.

The two-layer printed circuit board has mixed signal/power/RF and a common ground routed in both the layers (see Figure 4-8).

The four-layer printed circuit board (see Figure 4-9) is comprised of the following layers:

- · Signal layout
- · RF ground
- · Power line routing
- · Common ground

The following guidelines explain the requirements of the previously mentioned layers:

- It is important to keep the original PCB thickness, because any change affects the antenna performance (see total thickness of dielectric) or the characteristic impedance of microstrip lines.
- For good transmit and receive performance, the trace lengths at the RF pins must be kept as short as possible. Using small, surface mount components (in 0402/0603 package) yields good performance and keeps the RF circuit small. RF connections should be short and direct.
- Except for the antenna layout, avoid sharp corners because they can act as an antenna. Round corners eliminate possible future EMI problems.
- Digital lines are prone to be very noisy when handling periodic waveforms and fast clock or switching rates. Avoid RF signal layout close to any of the digital lines.
- A VIA filled ground patch underneath the IC transceiver is mandatory.
- The power supply must be distributed to each pin in a star topology, and low-ESR capacitors must be placed at each pin for proper decoupling noise.

- Thorough decoupling on each power pin is beneficial for reducing in-band transceiver noise, particularly when this noise degrades performance. Usually, low value caps (27-47 pF) combined with large value caps (100 nF) cover a large spectrum of frequency.
- Passive component (inductors) should be in the high-frequency category and the Self-Resonant Frequency (SRF) should be at least two times higher than the operating frequency.
- The additional trace length affects the crystal oscillator by adding parasitic capacitance to the overall load of the crystal. To minimize this, place the crystal as close as possible to the RF device.
- Setting short and direct connections between the components on board minimizes the effects of "frequency pulling" that might be introduced by stray capacitance. It even allows the internal load capacitance of the chip to be more effective in properly loading the crystal oscillator circuit.
- Long run tracks of clock signal may radiate and cause interference. This can degrade receiver performance and add harmonics or unwanted modulation to the transmitter.
- Keep clock connections as short as possible and surround the clock trace with an adjacent ground plane pour. Pouring helps in reducing any radiation or crosstalk due to long run traces of the clock signal.
- Low value decoupling capacitors, typically 0.01-0.1 μ F, should be placed for VDD of the chip and for bias points of the RF circuit.
- High value decoupling capacitors, typically 2.2-10 μF, should be placed at the point where power is applied to the PCB.
- Power supply bypassing is necessary. Poor bypassing contributes to conducted interference, which can cause noise and spurious signals to couple into the RF sections, significantly reducing the performance.

FIGURE 4-8: TWO BASIC COPPER FR4 LAYERS





FIGURE 4-9: FOUR BASIC COPPER FR4 LAYERS



5.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Ambient temperature under bias	40°C to +85°C
Storage temperature	55°C to +125°C
Lead temperature (soldering, max 10s)	
Voltage on VDD with respect to Vss	0.3V to 6V
Voltage on any combined digital and analog pin with respect to Vss (except RFIO and VDD)	0.3V to (VDD + 0.3V)
Voltage on open-collector outputs (RFIO) ⁽¹⁾	0.3V to 3.7V
Input current into pin (except VDD and Vss)	25 mA to 25 mA
Electrostatic discharge with human body model	1000V

Note 1: At maximum, voltage on RFIO cannot be higher than 6V.

Note:	Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the
	device. This is a stress rating only and functional operation of the device at those or any other conditions
	above those indicated in the operation listings of this specification is not implied. Exposure to maximum
	rating conditions for extended periods may affect device reliability.

5.1 ESD Notice

The MRF89XA is a high-performance radio frequency device. It satisfies:

- Class II of the JEDEC standard JESD22-A114-B (Human Body Model) of 2 KV, except on all of the RF pins where it satisfies Class 1A.
- Class III of the JEDEC standard JESD22-C101C (Charged Device Model) on all pins.

It should thus be handled with all the necessary ESD precautions to avoid any permanent damage.

TABLE 5-1: RECOMMENDED OPERATING CONDITIONS

Parameter	Min	Тур	Max	Unit	Condition
Ambient Operating Temperature	-40		+85	°C	_
Supply Voltage for RF, Analog and Digital Circuits	2.1	_	3.6	V	_
Supply Voltage for Digital I/O	2.1	_	3.6	V	_
Input High Voltage (VIH)	0.5 * VDD	_	VDD + 0.3	V	_
Input Low Voltage (VIL)	-0.3V	_	0.2 * VDD	V	_
DC Voltage on Open Collector Outputs (RFIO) ^(1, 2)	VDD - 1.5	_	VDD + 1.5	V	_
AC Peak Voltage on Open Collector Outputs (IO) ⁽¹⁾	VDD - 1.5	_	VDD + 1.5	V	_

Note 1: At minimum, VDD – 1.5V should not be lower than 1.8V.

2: At maximum, VDD + 1.5V should not be higher than 3.7V.

TABLE 5-2: CURRENT CONSUMPTION(3)

Symbol	Chip Mode	Min	Тур	Max	Unit	Condition			
IDDSL	Sleep	_	0.1	2	μΑ	Sleep clock disabled, all blocks disabled			
IDDST	Idle	_	65	80	μA	Oscillator and baseband enabled ⁽²⁾			
IDDFS	Frequency Synthesizer	_	1.3	1.7	mA	Frequency synthesizer running			
IDDTX	TX	_	25 16	30 21	mA mA	Output power = +10 dBm Output power = +1 dBm ⁽¹⁾			
IDDRX	RX	_	3.0	3.5	mA	_			

Note 1: Guaranteed by design and characterization.

2: Crystal CLOAD = 10 pF, C0 = 2.5 pF, RM = 15Ω .

3: Measurement Conditions: Temp = 25°C, VDD = 3.3V, crystal frequency = 12.8 MHz, carrier frequency = 868 or 915 MHz, modulation FSK, data rate = 25 kbps, f_{dev} = 50 kHz, f_c = 100 kHz, unless otherwise specified.

TABLE 5-3: DIGITAL I/O PIN INPUT SPECIFICATIONS(1)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
VIL	Input Low Voltage	_		0.2 * VDD	V	_
VIH	Input High Voltage	0.8 * VDD	_	_	V	_
lıL.	Input Low Leakage Current(2)	-0.5	_	0.5	μA	VIL = 0V
Iн	Input High Leakage Current	-0.5	_	0.5	μA	VIH = VDD, VDD = 3.7
Vol	Digital Low Output Voltage	_	_	0.1 * VDD	_	IOL = 1 mA
Voн	Digital Low Output	0.9 * VDD		_	V	IOH = -1 mA

- **Note 1:** Measurement Conditions: TA = 25°C, VDD = 3.3V, crystal frequency = 12.8 MHz, unless otherwise specified.
 - 2: Negative current is defined as the current sourced by the pin.
 - 3: On Pin 10 (OSC1) and 11 (OSC2), maximum voltages of 1.8V can be applied.

TABLE 5-4: PLL PARAMETERS AC CHARACTERISTICS(1)

Symbol	Parameter	Min	Тур	Max	Unit	Condition
FRO	Frequency Ranges	863	_	870	MHz	Programmable but requires
		902	_	928	MHz	specific BOM
		950	_	960	MHz]
BRFSK	Bit Rate (FSK)	1.56	_	200	kbps	NRZ
BROOK	Bit Rate (OOK)	1.56	_	32	kbps	NRZ
FDFSK	Frequency Deviation (FSK)	33	50	200	kHz	_
FXTAL	Crystal Oscillator Frequency	9	12.8	15	MHz	_
FSSTP	Frequency Synthesizer Step	_	2	_	kHz	Variable, depending on the frequency
TSOSC	Oscillator Wake-up Time	_	1.5	5	ms	From Sleep mode ⁽¹⁾
TSFS	Frequency Synthesizer Wake- up Time; at most, 10 kHz away from the Target	_	500	800	μs	From Standby mode
TSHOP	Frequency Synthesizer Hop	_	180	_	μs	200 kHz step
	Time; at most, 10 kHz away	_	200	_	μs	1 MHz step
	from the Target	_	250	_	μs	5 MHz step
		_	260	_	μs	7 MHz step
		_	290	_	μs	12 MHz step
		_	320	_	μs	20 MHz step
		_	340	_	μs	27 MHz step

Note 1: Guaranteed by design and characterization.

TABLE 5-5: RECEIVER AC CHARACTERISTICS⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit	Condition
RSF	Sensitivity (FSK)		-107	_	dBm	869 MHz, BR = 25 kbps, f_{dev} = 50 kHz, f_c = 100 kHz
		_	-103	_	dBm	869 MHz, BR = 66.7 kbps, f_{dev} = 100 kHz, f_c = 200 kHz
		_	-105	_	dBm	915 MHz, BR = 25 kbps, f_{dev} = 50 kHz, f_c = 100 kHz
			-101	_	dBm	915 MHz, BR = 66.7 kbps, f_{dev} = 100 kHz, f_c = 200 kHz
RSO	Sensitivity (OOK)		-113	_	dBm	869 MHz, 2kbps NRZ $f_c - f_o = 50 \text{ kHz}, f_o = 50 \text{ kHz}$
		1	-106	_	dBm	869 MHz, 16.7 kbps NRZ $f_c - f_o$ = 100 kHz, f_o = 100 kHz
		I	-111	_	dBm	915 MHz, 2 kbps NRZ $f_c - f_o$ = 50 kHz, f_o = 50 kHz
		ı	-105	_	dBm	915 MHz, 16.7 kbps NRZ $f_c - f_o$ = 100 kHz, f_o = 100 kHz
CCR	Co-Channel Rejection	_	-12		dBc	Modulation as wanted signal
ACR	Adjacent Channel Rejection	I	27	_	dB	Offset = 300 kHz, unwanted tone is not modulated
		I	52	_	dB	Offset = 600 kHz, unwanted tone is not modulated
		I	57	_	dB	Offset = 1.2 MHz, unwanted tone is not modulated
BI	Blocking Immunity	_	-48	_	dBm	Offset = 1 MHz, unmodulated
		_	-37	_	dBm	Offset = 2 MHz, unmodulated, no SAW
		I	-33	_	dBm	Offset = 10 MHz, unmodulated, no SAW
RXBWF	Receiver Bandwidth in FSK Mode ⁽²⁾	50	_	250	kHz	Single side BW, Polyphase Off
RXBWU	Receiver Bandwidth in OOK Mode ⁽²⁾	50	_	400	kHz	Single side BW, Polyphase On
ITP3	Input Third Order Intercept Point	I	-28	_	dBm	Interferers at 1 MHz and 1.950 MHz offset
TSRWF	Receiver Wake-up Time	_	280	500	μs	From FS to RX ready
TSRWS	Receiver Wake-up Time		600	900	μs	From Standby to RX ready
TSRHOP	Receiver Hop Time from RX	1	400	_	μs	200 kHz step
	Ready to RX Ready with a	_	400	_	μs	1 MHz step
	Frequency Hop		460		μs	5 MHz step
			480	_	μs	7 MHz step
			520	_	μs	12 MHz step
			550		μs	20 MHz step
		1	600		μs	27 MHz step
RSSIST	RSSI Sampling Time			1/f _{dev}	S	From RX ready
RSSTDR	RSSI Dynamic Range	_	70		dB	Ranging from sensitivity

Note 1: Guaranteed by design and characterization.

^{2:} This reflects the whole receiver bandwidth, as described by conditions for active and passive filters.

TABLE 5-6: TRANSMITTER AC CHARACTERISTICS⁽¹⁾

Symbol	Description	Min	Тур	Max	Unit	Condition
RFOP	RF Output Power, Programmable with 8 Steps of typ. 3 dB	_	+12.5		dBm	Maximum power setting.
		_	-8.5	_	dBm	Minimum power setting.
PN	Phase Noise		-112	_	dBc/Hz	Measured with a 600 kHz offset at the transmitter output.
TXSP	Transmitted Spurious	_	_	-47	dBc	At any offset between 200 kHz and 600 kHz, unmodulated carrier, f_{dev} = 50 kHz.
TX2	Second Harmonic					No modulation, see Note 2
TX3	Third Harmonic			-40	dBm	
TX4	Fourth Harmonic	_	_	-40	ubili	
TXn	Harmonics above TX4					
FSKDEV	FSK Deviation	±33	±55	-200	kHz	Programmable
TSTWF	Transmitter Wake-up Time	_	120	500	μs	From FS to TX ready.
TSTWS	Transmitter Wake-up Time	_	600	900	μs	From Standby to TX ready.

Note 1: Guaranteed by design and characterization.

5.2 Timing Specification and Diagram

TABLE 5-7: SPI TIMING SPECIFICATION^(1, 2)

Parameter	Min	Тур	Max	Unit	Condition
SPI Configure Clock Frequency	_	_	6	MHz	_
SPI Data Clock Frequency	_	_	1	MHz	_
Data Hold and Setup Time	2	_	_	μs	_
SDI Setup Time for SPI Configure	250	_	_	ns	_
SDI Setup Time for SPI Data	312	_	_	ns	_
CSCON Low to SCK Rising Edge; SCK Falling Edge to CSCON High	500	_	_	ns	_
CSDAT Low to SCK Rising Edge; SCK Falling Edge to CSDAT High	625	_	_	ns	_
CSCON Rising to Falling Edge	500	_	_	ns	_
CSDAT Rising to Falling Edge	625	_	_	ns	

Note 1: Typical Values: TA = 25°C, VDD = 3.3V, crystal frequency = 12.8 MHz, unless otherwise specified.

^{2:} Transmitter in-circuit performance with RFM recommended SAW filter and crystal.

^{2:} Negative current is defined as the current sourced by the pin.


5.3 Switching Times and Procedures

As an ultra low-power device, the MRF89XA can be configured for low minimum average power consumption. To minimize consumption, the following optimized transitions between modes are shown.

5.3.1 OPTIMIZED RECEIVE CYCLE


The lowest-power RX cycle is shown in Figure 5-1.

FIGURE 5-1: OPTIMIZED RX CYCLE




5.3.2 OPTIMIZED TRANSMIT CYCLE

FIGURE 5-2: OPTIMIZED TX CYCLE




5.3.3 TRANSMITTER FREQUENCY HOP OPTIMIZED CYCLE

FIGURE 5-3: TX HOP CYCLE




5.3.4 RECEIVER FREQUENCY HOP OPTIMIZED CYCLE

FIGURE 5-4: RX HOP CYCLE



5.3.5 $RX \rightarrow TX \text{ AND } TX \rightarrow RX \text{ JUMP CYCLES}$

FIGURE 5-5: $RX \rightarrow TX \rightarrow RX$ CYCLE



5.4 Typical Performance Characteristics

5.4.1 SENSITIVITY FLATNESS

FIGURE 5-6: SENSITIVITY ACROSS THE 869 MHz BAND





FIGURE 5-7: SENSITIVITY ACROSS THE 915 MHz BAND



5.4.2 SENSITIVITY VS. LO DRIFT

FIGURE 5-8: FSK SENSITIVITY LOSS VS. LO DRIFT





FIGURE 5-9: OOK SENSITIVITY LOSS VS. LO DRIFT



In FSK mode, the default filter setting ("A3" at address 0x16) is kept, leading to f_c = 96 kHz typical. In OOK mode, "F3" is set at address 0x16, leading to $(f_c - f_o)$ = 95 kHz typical. Both of these settings ensure that the channel filter is wide enough, therefore characterizing the demodulator response and not the filter response.

Note:

5.4.3 SENSITIVITY VS. RECEIVER BW

FIGURE 5-10: FSK SENSITIVITY VS. RX BW






FIGURE 5-11: OOK SENSITIVITY CHANGE VS. RX BW



5.4.4 SENSITIVITY STABILITY OVER TEMPERATURE AND VOLTAGE





5.4.5 SENSITIVITY VS. BIT RATE

FIGURE 5-13: FSK SENSITIVITY VS. BR





FIGURE 5-14: OOK SENSITIVITY VS. BR



5.4.6 ADJACENT CHANNEL REJECTION

FIGURE 5-15: ACR IN FSK MODE





FIGURE 5-16: ACR IN OOK MODE



In FSK mode, the unwanted signal is unmodulated (as described in the EN 300-220). Co-channel rejection (CCR, offset = 0 kHz) is positive due to the DC cancellation process of the zero-IF architecture. In OOK mode, the polyphase filter efficiency is limited, thus limiting the adjacent channel rejection at 2xFo distance.

5.4.7 OUTPUT POWER FLATNESS

FIGURE 5-17: POUT FOR 869 MHz BAND OPERATION






FIGURE 5-18: POUT FOR 915 MHz BAND OPERATION




when used in a 50Ω environment. Therefore, the output power degradation happens at the lowest frequencies. For applications in the 863-860 MHz band, it is recommended that an appropriate SAW filter be implemented or that the SAW response is tuned by external matching. The SAW filter ripple references are the insertion loss of each SAW at 869 MHz and 915 MHz.

5.4.8 POUT AND IDD VS. PA SETTING

FIGURE 5-19: POUT AND IDD AT ALL PA SETTING - 869 MHz








5.4.9 POUT STABILITY OVER TEMPERATURE AND VOLTAGE

FIGURE 5-21: POUT STABILITY



The output power is not sensitive to the supply voltage, and it decreases slightly when temperature rises.

5.4.10 TRANSMITTER SPECTRAL PURITY

FIGURE 5-22: 869 MHz SPECTRAL PURITY DC-1 GHz





FIGURE 5-23: 869 MHz SPECTRAL PURITY 1-6 GHz



5.4.11 OOK CHANNEL BANDWIDTH

The OOK bit rate ranges form 1.56 to 16.7 kbps. For the lowest bit rates, a channel spacing around 200 kHz is achievable.

FIGURE 5-24: OOK SPECTRUM – 2 kbps






FIGURE 5-25: OOK SPECTRUM - 8 kbps






5.4.12 FSK SPECTRUM IN EUROPE

Figure 5-27 illustrates the minimal spectral occupation achievable in the European band. Ensure that the minimum frequency deviation that an MRF89XA receiver can accept is 33 kHz. If the companion receiver can accept smaller frequency deviations, the range of modulation bandwidth can be further decreased.

FIGURE 5-27: FSK - 1.56 KBPS - ±33 kHz



The default configuration of the MRF89XA yields the bandwidth visible on Figure 5-28.

FIGURE 5-28: FSK - 25 KBPS - ±50 kHz





Figure 5-28 illustrates the maximal bit rate and frequency deviation that can fit in the 868 to 868.6 MHz European sub-band.





5.4.13 DIGITAL MODULATION SCHEMES

FCC Part 15.247 allows for systems employing digital modulation techniques to transmit up to 1W, provided that the 6 dB bandwidth of the signal is at least 500 kHz and that the power spectral density does not exceed 8 dBm in any 3 kHz bandwidth.

The MRF89XA can meet these constraints while transmitting at the maximum output power of the device, typically 10 dBm. The built-in whitening process details are described in **Section 3.11.4.2, Data Whitening**.

FIGURE 5-30: DTS 6 dB BANDWIDTH






FIGURE 5-31: DTS POWER SPECTRAL DENSITY



5.4.14 CURRENT STABILITY OVER TEMPERATURE AND VOLTAGE


Figure 5-32 provides graphs for IDD vs. Temperature and \mbox{Vdd} .



6.0 PACKAGING INFORMATION

6.1 Package Details

This section provides the technical details of the packages.



NOTES:

APPENDIX A: FSK AND OOK RX FILTERS VS. BIT RATES

TABLE A-1: FSK RX FILTERS VS. BIT RATE

		EVREG) (ITOIII FDEVREG		RX 3dB BW		
Bit Rate	Fdev (from FDEVREG)			Programmed	Actual	Maximum Drift
kbps	± kHz	Hex	kHz	kHz	kHz	± ppm
100	200	FF	250	400	306	62
66.67	133	E9	166.7	250	214	53
50	100	D6	125	175	158	37
40	80	B5	100	150	137	41
33.33	67	A4	83.3	125	116	36
28.57	57	A3	71.4	100	96	27
25	50	A3	62.5	100	96	37
22.22	44	72	55.6	75	69	15
20	40	72	50	75	69	21
18.18	36	72	45.5	75	69	26
16.67	33	72	41.7	75	69	30
15.38	33	41	41	50	47	7
14.29	33	41	40.5	50	47	7
12.5	33	41	39.6	50	47	8
10	33	41	38.3	50	47	10
5	33	41	35.8	50	47	12
2	33	41	34.3	50	47	14

TABLE A-2: OOK RX FILTERS VS. BIT RATE

	Fo + BR (from	Filter Setting (from FILCREG)	RX 3 d		
Bit Rate	PFCREG and BRSREG)		Programmed	Actual	Maximum Drift
kbps	kHz	Hex	kHz	kHz	± ppm
16.67	117	C1	150	154	41
12.5	113	C1	150	154	46
9.52	110	A0	125	129	22
8	108	A0	125	129	23
4.76	105	A0	125	129	27
2.41	102	A0	125	129	30
1.56	102	A0	125	129	30

Note 1: To comply with any regulatory body like FCC for example with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation. For regulated FSK and OOK settings, see the MRF89XA device module data sheet from Microchip Website.

APPENDIX B: CRC COMPUTATION IN C

APPENDIX C: REVISION HISTORY

Revision A (January 2010)

This is the initial version of this document.

Revision B (June 2010)

Updates have been incorporated throughout the document, which required extensive revisions to all chapters.

This version also includes minor typographical and formatting changes throughout the data sheet text.

Revision C (November 2011)

Updates have been incorporated throughout the document, which required extensive revisions to all chapters.

Added Appendix B: "CRC Computation in C".

Revision D (October 2017)

Updates have been incorporated throughout the document.

This version also includes minor typographical and formatting changes throughout the data sheet text.

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.


CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support



NOTES:

INDEX

A	P
Absolute Maximum Ratings	Packaging
Architecture Description	Details
·	Packaging Information
В	Phase-Locked Loop Architecture
Bit Synchronizer 7	Pin Descriptions
Block Diagrams	Pins
Detailed 2	CLKOUT
MRF89XA Simplified Functional 8	CSCON
Power Supply	<u>CSDAT</u>
•	DATA
С	OSC1
Channel Filters	OSC2
CLKOUT Output (CLKOUT Pin)	PLOCK 17
Configuration Control/Status Register Map 54	Reset
Configuration/Control/Status Register Description 28	RFIO 11, 15
Customer Change Notification Service	PLL Lock Pin
Customer Notification Service	POUT and IDD vs. PA Setting
Customer Support	Power Amplifier
D	Power Supply Pin Details
	Power-Saving Modes
DATA Pin	, D
Digital Pin Configuration vs. Chip Mode	R
E	Read Bytes Sequence
	Read Register Sequence
Electrical Characteristics	Receiver Architecture
Current Consumption	Recommended PA Biasing and Output Matching 97
Digital I/O Pin Input Specifications	Reference Oscillator Pins (OSC1/OSC2)
PLL Parameters AC Characteristics	Register Map54
Receiver AC Characteristics	Registers
SPI Timing Specification	Bit Rate Set Register (BRSREG)
Switching Times and Procedures	Clock Output Control Register (CLKOUTREG) 50
Transmitter AC Characteristics	Data and Modulation Configuration Register
Errata 5	(DMODREG)31
F	FIFO Configuration Register (FIFOCREG)
	FIFO CRC Configuration Register (FCRCREG) 53
Features	FIFO Transmit and Receive Interrupt Request
Digital Data Processing	Configuration Register (FTXRXIREG) 38
Frequency Synthesizer Block	FIFO Transmit PLL and RSSI Interrupt Request
Frequency Synthesizer Description	Configuration Register (FTPRIREG) 40
FSK Receiver Setting	Filter Configuration Register (FILCREG)
G	Floor Threshold Control Register (FLTHREG) 33
General Configuration Register Details	Frequency Deviation Control Register (FDEVREG) 32
General Configuration Register Details	General Configuration Register (GCONREG) 30
H	Node Address Set Register (NADDSREG) 51
Hardware Description	OOK Configuration Register (OOKCREG) 46
Tidiaware Besonption	P1 Counter Set Register (P1CREG)
I	P2 Counter Set Register (P2CREG)
I(t), Q(t) Overview	Packet Configuration Register (PKTCREG) 52
Internet Address	Payload Configuration Register (PLOADREG) 51
Interpolation Filter	Polyphase Filter Configuration Register
IRQ Pins and Interrupts	(PFCONREG)
·	Power Amplifier Control Register (PACREG) 37
L	R1 Counter Set Register (R1CREG)
LO Generator	R2 Counter Set Register (R2CREG)
Low Noise Amplifier (with First Mixer) 15	Reserved Register (RESVREG)
	RSSI Status Read Register (RSTSREG)
M	RSSI Threshold Interrupt Request Configuration
Memory Map	Register (RSTHIREG)
Microchip Internet Web Site	S1 Counter Set Register (S1CREG)
_	S2 Counter Set Register (S2CREG)
0	SYNC Control Register (SYNCREG) 44
OOK Receiver Setting	

SYNC Value First Byte	
Configuration Register (SYNCV32REG)	. 47
SYNC Value Fourth Byte	
Configuration Register (SYNCV07REG)	. 48
SYNC Value Second Byte	
Configuration Register (SYNCV23REG)	47
SYNC Value Third Byte	
Configuration Register (SYNCV15REG)	40
	. 40
Transmit Parameter Configuration Register	40
TXCONREG)	
Revision History	133
S	
Corial Derinhard Interface (CDI)	22
Serial Peripheral Interface (SPI)	
SPI Config	
SPI Data	25
SPI Interface Overview and Host Microcontroller	
Connections	
Suggested PA Biasing and Matching	
Super-Heterodyne Architecture	. 11
Supported Feature Blocks	
64-Byte Transmit and Receive FIFO Buffer	. 11
Bit Synchronization	. 11
Data Filtering and Whitening	
General Configuration Registers	
Supported frequency bands	
Switching Times and Procedures	
Optimized Receive Cycle	108
Optimized Transmit Cycle	109
Receiver Frequency Hop Optimized Cycle	111
$RX \rightarrow TX$ and $TX \rightarrow RX$ Jump Cycles	112
Transmitter Frequency Hop Optimized Cycle	110
Transmitter Frequency Hop Optimized Cycle	110
Т	
Transmitter Architecture	10
Transmitter Description	
Typical Performance Characteristics	. 10
Adjacent Channel Rejection	118
Current Stability Over Temperature and Voltage	127
Digital Modulation Schemes	127
FSK Spectrum in Europe	125
OOK Channel Bandwidth	123
Output Power Flatness	119
POUT Stability over Temperature and Voltage	121
Sensitivity Flatness	113
Sensitivity Stability over Temperature and Voltage	116
Sensitivity vs. Bit Rate	117
Sensitivity vs. LO Drift	114
Sensitivity vs. Receiver BW	115
Transmitter Spectral Purity	122
V	
Voltage Controlled Oscillator	17
w	
	25
Write Bytes Sequence	
Write Register Sequence	
WWW Address	135
	^

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, for example, on pricing or delivery, refer to the factory or the listed sales office.

PART No Device		Example: a) MRF89XA-I/MQ: Industrial temperature, QFN package. b) MRF89XAT-I/MQ: Industrial temperature, QFN package, tape and reel.
Device	MRF89XA: Ultra Low-Power, Integrated ISM Band Sub-GHz Transceiver	
Temperature Range	I = -40°C to +85°C (Industrial)	
Package	MQ = QFN (Quad Flat, No Lead) T = Tape and Reel	



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York. NY

Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Harbour City, Kowloon

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000

Fax: 86-10-8528-2104 **China - Chengdu** Tel: 86-28-8665-5511

Fax: 86-28-8665-7889
China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-3326-8000 Fax: 86-21-3326-8021

China - Shenyang Tel: 86-24-2334-2829

Fax: 86-24-2334-2829
China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781 **Italy - Padova** Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820