

### THAT 2181A, 2181B, 2181C

#### FEATURES

- Wide Dynamic Range: >120 dB
- Wide Gain Range: >130 dB
- Exponential (dB) Gain Control
- Low Distortion:  
~ 0.0025 % (typical 2181A)  
~ 0.005 % (typical 2181C)
- Wide Gain-Bandwidth: 20 MHz
- Dual Gain-Control Ports (pos/neg)
- Pin-Compatible with 2150-Series

#### APPLICATIONS

- Faders
- Panners
- Compressors
- Expanders
- Equalizers
- Filters
- Oscillators
- Automation Systems

#### Description

THAT 2181 Series integrated-circuit voltage controlled amplifiers (VCAs) are very high-performance current-in/current-out devices with two opposing-polarity, voltage-sensitive control ports. They offer wide-range exponential control of gain and attenuation with low signal distortion. The parts are selected after packaging based primarily on after-trim THD and control-voltage feedthrough performance.

The VCA design takes advantage of a fully complementary dielectric isolation process which offers closely matched NPN/PNP pairs. This delivers performance unobtainable through any conventional process, integrated or discrete. The parts are available in three grades, allowing the user to optimize cost vs. performance. Both 8-pin single-in-line (SIP) and surface mount (SO) packages are available.




Figure 1. 2181 Series Equivalent Circuit Diagram

| Pin Name | SIP Pin | SO Pin |
|----------|---------|--------|
| Input    | 1       | 1      |
| Ec+      | 2       | 2      |
| Ec-      | 3       | 3      |
| Sym      | 4       | 4      |
| V-       | 5       | 5      |
| Gnd      | 6       | 6      |
| V+       | 7       | 7      |
| Output   | 8       | 8      |

Table 1. Pin Assignments

| Max Trimmed THD @1V,1kHz,0dB | Plastic SIP | Plastic SO |
|------------------------------|-------------|------------|
| 0.01%                        | 2181AL08-U  | 2181AS08-U |
| 0.02%                        | 2181BL08-U  | 2181BS08-U |
| 0.05%                        | 2181CL08-U  | 2181CS08-U |

Table 2. Ordering information

**SPECIFICATIONS<sup>1</sup>****Absolute Maximum Ratings<sup>2,3</sup>**

|                                          |                  |                                                          |                             |
|------------------------------------------|------------------|----------------------------------------------------------|-----------------------------|
| Positive Supply Voltage ( $V_{CC}$ )     | +20 V            | Power Dissipation ( $P_D$ ) ( $T_A = 75^\circ\text{C}$ ) | 330 mW                      |
| Negative Supply Voltage ( $V_{EE}$ )     | -20 V            | Operating Temperature Range ( $T_{OP}$ )                 | 0 to $+70^\circ\text{C}$    |
| Supply Current ( $I_{CC}$ )              | 10 mA            | Storage Temperature Range ( $T_{ST}$ )                   | -40 to $+125^\circ\text{C}$ |
| Maximum $\Delta E_C$ $E_{C+} - (E_{C-})$ | $\pm 1\text{ V}$ |                                                          |                             |

**Recommended Operating Conditions**

| Parameter               | Symbol             | Conditions                      | <u>2181A</u> |      |     | <u>2181B</u> |      |     | <u>2181C</u> |      |     | Units |
|-------------------------|--------------------|---------------------------------|--------------|------|-----|--------------|------|-----|--------------|------|-----|-------|
|                         |                    |                                 | Min          | Typ  | Max | Min          | Typ  | Max | Min          | Typ  | Max |       |
| Positive Supply Voltage | $V_{CC}$           |                                 | +4           | +15  | +18 | +4           | +15  | +18 | +4           | +15  | +18 | V     |
| Negative Supply Voltage | $V_{EE}$           |                                 | -4           | -15  | -18 | -4           | -15  | -18 | -4           | -15  | -18 | V     |
| Bias Current            | $I_{SET}$          | $V_{CC} - V_{EE} = 30\text{ V}$ | 1            | 2.4  | 3.5 | 1            | 2.4  | 3.5 | 1            | 2.4  | 3.5 | mA    |
| Signal Current          | $I_{IN} + I_{OUT}$ | $I_{SET} = 2.4\text{ mA}$       | —            | 0.35 | 2.5 | —            | 0.35 | 2.5 | —            | 0.35 | 2.5 | mA    |

**Electrical Characteristics<sup>2</sup>**

| Parameter                 | Symbol                                                         | Conditions                                       | <u>2181A</u> |         |      | <u>2181B</u> |         |      | <u>2181C</u> |         |      | Units               |
|---------------------------|----------------------------------------------------------------|--------------------------------------------------|--------------|---------|------|--------------|---------|------|--------------|---------|------|---------------------|
|                           |                                                                |                                                  | Min          | Typ     | Max  | Min          | Typ     | Max  | Min          | Typ     | Max  |                     |
| Supply Current            | $I_{CC}$                                                       | No signal                                        | —            | 2.4     | 4    | —            | 2.4     | 4    | —            | 2.4     | 4    | mA                  |
| Equiv. Input Bias Current | $I_B$                                                          | No Signal                                        | —            | 2       | 10   | —            | 2       | 12   | —            | 2       | 15   | nA                  |
| Input Offset Voltage      | $V_{OFF(IN)}$                                                  | No Signal                                        | —            | $\pm 5$ | —    | —            | $\pm 5$ | —    | —            | $\pm 5$ | —    | mV                  |
| Output Offset Voltage     | $V_{OFF(OUT)}$                                                 | $R_{out} = 20\text{ k}\Omega$                    | —            | 0.5     | 1    | —            | 1       | 2    | —            | 1.5     | 3    | mV                  |
|                           |                                                                | 0 dB gain                                        | —            | 1       | 3    | —            | 1.5     | 4    | —            | 3       | 10   | mV                  |
|                           |                                                                | +15 dB gain                                      | —            | 3       | 12   | —            | 5       | 15   | —            | 9       | 30   | mV                  |
|                           |                                                                | +30 dB gain                                      | —            | 3       | 12   | —            | 5       | 15   | —            | 9       | 30   | mV                  |
| Gain Cell Idling Current  | $I_{IDLE}$                                                     |                                                  | —            | 20      | —    | —            | 20      | —    | —            | 20      | —    | $\mu\text{A}$       |
| Gain-Control Constant     | $T_A = 25^\circ\text{C}$ ( $T_{CHIP} \cong 35^\circ\text{C}$ ) |                                                  |              |         |      |              |         |      |              |         |      |                     |
|                           | -60 dB < gain < +40 dB                                         |                                                  |              |         |      |              |         |      |              |         |      |                     |
|                           | $E_{C+}/\text{Gain (dB)}$                                      | Pin 2 (Fig. 15)                                  | 6.0          | 6.1     | 6.2  | 6.0          | 6.1     | 6.2  | 6.0          | 6.1     | 6.2  | mV/dB               |
|                           | $E_{C-}/\text{Gain (dB)}$                                      | Pin 3                                            | -6.2         | -6.1    | -6.0 | -6.2         | -6.1    | -6.0 | -6.2         | -6.1    | -6.0 | mV/dB               |
| Gain-Control TempCo       | $\Delta E_C / \Delta T_{CHIP}$                                 | Ref $T_{CHIP} = 27^\circ\text{C}$                | —            | +0.33   | —    | —            | +0.33   | —    | —            | +0.33   | —    | %/ $^\circ\text{C}$ |
| Gain-Control Linearity    |                                                                | -60 to +40 dB gain                               | —            | 0.5     | 2    | —            | 0.5     | 2    | —            | 0.5     | 2    | %                   |
| 1 kHz Off Isolation       |                                                                | $E_{C+} = -360\text{mV}, E_{C-} = +360\text{mV}$ | 110          | 115     | —    | 110          | 115     | —    | 110          | 115     | —    | dB                  |
| Output Noise              | $e_{n(OUT)}$                                                   | 20 Hz ~ 20 kHz                                   |              |         |      |              |         |      |              |         |      |                     |
|                           |                                                                | $R_{out} = 20\text{ k}\Omega$                    |              |         |      |              |         |      |              |         |      |                     |
|                           |                                                                | 0 dB gain                                        | —            | -98     | -97  | —            | -98     | -96  | —            | -98     | -95  | dBV                 |
|                           |                                                                | +15 dB gain                                      | —            | -88     | -86  | —            | -88     | -85  | —            | -88     | -84  | dBV                 |
| Voltage at V-             | $V_{V-}$                                                       | No Signal                                        | -3.1         | -2.85   | -2.6 | -3.1         | -2.85   | -2.6 | -3.2         | -2.85   | -2.6 | V                   |

1. All specifications are subject to change without notice.

2. Unless otherwise noted,  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = +15\text{V}$ ,  $V_{EE} = -15\text{V}$ . Test circuit as shown in Figure 2. SYM ADJ is adjusted for minimum THD at 1 V, 1 kHz,  $E_{C-} = -E_{C+} = 0\text{ V}$ .

3. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| <b><u>Electrical Characteristics (con't)<sup>2</sup></u></b> |                  |                                            |                     |        |       |                     |       |       |                     |       |      |       |
|--------------------------------------------------------------|------------------|--------------------------------------------|---------------------|--------|-------|---------------------|-------|-------|---------------------|-------|------|-------|
| Parameter                                                    | Symbol           | Conditions                                 | <b><u>2181A</u></b> |        |       | <b><u>2181B</u></b> |       |       | <b><u>2181C</u></b> |       |      | Units |
|                                                              |                  |                                            | Min                 | Typ    | Max   | Min                 | Typ   | Max   | Min                 | Typ   | Max  |       |
| Total Harmonic Distortion THD                                |                  | 1 kHz                                      |                     |        |       |                     |       |       |                     |       |      |       |
|                                                              |                  | V <sub>IN</sub> = 0 dBV, 0 dB gain         | —                   | 0.0025 | 0.005 | —                   | 0.004 | 0.008 | —                   | 0.005 | 0.02 | %     |
|                                                              |                  | V <sub>IN</sub> = +10 dBV, -15 dB gain     | —                   | 0.018  | 0.025 | —                   | 0.025 | 0.035 | —                   | 0.035 | 0.07 | %     |
|                                                              |                  | V <sub>IN</sub> = -5 dBV, +15 dB gain      | —                   | 0.018  | 0.025 | —                   | 0.025 | 0.035 | —                   | 0.035 | 0.07 | %     |
|                                                              |                  | V <sub>IN</sub> = +10 dBV, 0 dB gain       | —                   | 0.004  | 0.008 | —                   | 0.006 | 0.010 | —                   | 0.015 | —    | %     |
| Slew Rate                                                    |                  | R <sub>IN</sub> = R <sub>OUT</sub> = 20 kΩ | —                   | 12     | —     | —                   | 12    | —     | —                   | 12    | —    | V/μs  |
| Symmetry Control Voltage                                     | V <sub>SYM</sub> | A <sub>V</sub> = 0dB, Minimum THD          | -0.5                | —      | +0.5  | -1.5                | —     | +1.5  | -2.5                | —     | +2.5 | mV    |
| Gain at 0 V Control Voltage                                  |                  | E <sub>C</sub> = 0 mV                      | -0.1                | 0.0    | +0.1  | -0.15               | 0.0   | +0.15 | -0.2                | 0.0   | +0.2 | dB    |




Figure 2. Typical Application Circuit




Figure 3. 2181 Series Frequency Response vs. Gain




Figure 4. 2181 Series Noise (20kHz NBW) vs. Gain

## Theory of Operation<sup>4</sup>

The THAT 2181 Series VCAs are designed for high performance in audio-frequency applications requiring exponential gain control, low distortion, wide dynamic range and low control-voltage feedthrough. These parts control gain by converting an input current signal to a bipolar logged voltage, adding a dc control voltage, and re-converting the summed voltage back to a current through a bipolar antilog circuit.

Figure 5 presents a considerably simplified internal circuit diagram of the IC. The ac input signal current flows in pin 1, the input pin. An internal operational transconductance amplifier (OTA) works to maintain pin 1 at a virtual ground potential by driving the emitters of Q1 and (through the Voltage Bias Generator) Q3. Q3/D3 and Q1/D1 act to log the input current, producing a voltage, V<sub>3</sub>, which represents the bipolar logarithm of the input current. (The voltage at the junction of D1 and D2 is the same as V<sub>3</sub>, but shifted by four forward V<sub>be</sub> drops.)

### Gain Control

Since pin 8, the output, is usually connected to a virtual ground, Q2/D2 and Q4/D4 take the bipolar antilog of V<sub>3</sub>, creating an output current which is a precise replica of the input current. If pin 2 (E<sub>C+</sub>) and pin 3 (E<sub>C-</sub>) are held at ground (with pin 4 - SYM - connected to a high impedance current source), the output current will equal the input current. For pin 2 positive or pin 3 negative, the output current will be scaled larger than the input current. For pin 2 negative or pin 3 positive, the output current is scaled smaller than the input.




Figure 5. Simplified Internal Circuit Diagram




Figure 6. Gain vs. Control Voltage (E<sub>C+</sub>, Pin 2) at 25°C




Figure 7. Gain vs. Control Voltage (E<sub>C-</sub>, Pin 3) at 25°C




Figure 8. Gain vs. Control Voltage (E<sub>C-</sub>) with Temp (°C)

In normal operation, the output current is converted to a voltage via an opamp-based I-V converter, as shown in Figure 2, where the conversion ratio is determined by the feedback resistor connected between the output and inverting input. The signal path through the VCA and the output opamp is non-inverting.

The scale factor between the output and input currents is the gain of the VCA. Either pin 2 (E<sub>C+</sub>) or pin 3 (E<sub>C-</sub>), or both, may be used to control gain. Gain is exponentially proportional to the voltage at pin 2, and exponentially proportional to the negative of the voltage at pin 3. Therefore, pin 2 (E<sub>C+</sub>) is the *positive* control port, while pin 3 (E<sub>C-</sub>) is the

4. For more details about the internal workings of the 2181 Series of VCAs, see *An Improved Monolithic Voltage-Controlled Amplifier*, by Gary K. Hebert (Chief Technology Officer, for THAT Corporation), presented at the 99th convention of the Audio Engineering Society, New York, Preprint number 4055.

negative control port. Because of the exponential characteristic, the control voltage sets gain *linearly in decibels*. Figure 6 shows the decibel current gain of a 2181 versus the voltage at Ec+, while Figure 7 shows gain versus the Ec-.

## Temperature Effects

The logging and antilogging in the VCA depends on the logarithmic relationship between voltage and current in a semiconductor junction (in particular, between a transistor's  $V_{be}$  and  $I_C$ ). As is well known, this relationship is temperature dependent. Therefore, the gain of any log-antilog VCA depends on its temperature.

Figure 8 shows the effect of temperature on the negative control port. (The positive control port behaves in the same manner.) Note that the gain at  $E_C = 0$  V is 0 dB, regardless of temperature. Changing temperature changes the *scale factor* of the gain by 0.33%/°C, which pivots the curve about the 0 dB point.

Mathematically, the 2181's gain characteristic is

$$Gain = \frac{E_{C+} - E_{C-}}{(0.0061)(1 + 0.0033 \Delta T)} \quad , \quad \text{Eq. 1}$$

where  $\Delta T$  is the difference between room temperature (25°C) and the actual temperature, and Gain is the gain in decibels. At room temperature, this reduces to

$$Gain = \frac{E_{C+} - E_{C-}}{0.0061} \quad , \quad \text{Eq. 2}$$

If only the positive control port is used, this becomes

$$Gain = \frac{E_{C+}}{0.0061} \quad , \quad \text{Eq. 3}$$

If only the negative control port is used, this becomes

$$Gain = \frac{E_{C-}}{0.0061} \quad , \quad \text{Eq. 4}$$

## DC Bias Currents

The 2181 current consumption is determined by the resistor between pin 5 (V-) and the negative supply voltage ( $V_{EE}$ ). Typically, with 15V supplies, the resistor is 5.1 kΩ, which provides approximately 2.4 mA. This current is split into two paths: 570 μA is used for biasing the IC, and the remainder becomes  $I_{CELL}$  as shown in Figure 5.  $I_{CELL}$  is further

split in two parts: about 20 μA biases the core transistors (Q1 through Q4), the rest is available for input and output signal current.

## Trimming

The 2181-Series VCAs are intended to be adjusted for minimum distortion by applying a small variable offset voltage to pin 4, the SYM pin. Note that there is a 25 Ω resistor internal to the 2181 between pin 4 and pin 2. As shown in Figure 2, Page 3, the usual method of applying this offset is to use the internal 25 Ω resistor along with a larger value resistor to form a voltage divider connected to the wiper of a trim pot across the supply rails.

This trim should be adjusted for minimum harmonic distortion. This is usually done by applying a middle-level, middle-frequency signal (e.g. 1 kHz at 1 V) to the audio input, setting the VCA to 0 dB gain, and adjusting the SYM trim while observing THD at the output. In the 2181, this adjustment coincides closely with the setting which produces minimum control-voltage feedthrough, though the two settings are not always identical.

## DC Feedthrough

Normally, a small dc error term flows in pin 8 (the output). When the gain is changed, the dc term changes. This control-voltage feedthrough is more pronounced with gain; the -A version of the part produces the least feedthrough, the -C version the most. See Figure 9 for typical curves for dc offset vs. gain




Figure 9. Representative DC Offset vs. Gain

## Audio Performance

The 2181-Series VCA design, fabrication and testing ensure extremely good audio performance when used as recommended. The 2181 maintains low distortion over a wide range of gain, cut and signal levels. Figures 10 through 12 show typical distortion performance for representative samples of each grade of the part. At or near unity gain, the 2181 behaves much like a good opamp, with low distortion over the entire audio band. Figure 13 shows typical THD for a 2181A over frequency at 0 dB gain, with a 1 V input signal, while Figure 14 details the harmonic content of the distortion in a typical A-grade part.




Figure 10. 1 kHz THD+Noise vs. Input Level, 0dB Gain




Figure 13. 2181A THD+N vs Frequency, 0dB gain 1kHz 1V




Figure 11. 1 kHz THD+Noise vs. Input Level, +15dB Gain



Figure 14. FFT of THD, Typical 2181A,  
0dB Gain, 1V, 1kHz

Figure 12. 1 kHz THD+Noise vs. Input Level, -15dB Gain

## Applications

### Input

As mentioned above, input and output signals are currents, not voltages. While this often causes some conceptual difficulty for designers first exposed to this convention, the current input/output mode provides great flexibility in application.

The Input pin (pin 1) is a virtual ground with negative feedback provided internally (see Figure 5, Page 4). The input resistor (shown as 20 k $\Omega$  in Figure 2, Page 3) should be scaled to convert the available ac input voltage to a current within the linear range of the device. Generally, peak input currents should be kept under 1 mA for best distortion performance.

Refer to Figures 10 through 12 to see how distortion varies with signal level for the three parts in the 2181 Series for 0 dB, +15 dB and -15 dB gain. The circuit of Figure 2, Page 3 was used to generate these curves.

For a specific application, the acceptable distortion will usually determine the maximum signal current level which may be used. Note that, with 20 k $\Omega$  current-to-voltage converting resistors, distortion remains low even at 10 V rms input at 0 dB or -15 dB gain, and at 1.7 V rms input at +15 dB gain (~10 V rms output). This is especially true in the -A and -B grades of the part.

### Distortion vs. Noise

A designer may trade off noise for distortion by decreasing the 20 k $\Omega$  current-to-voltage converting resistors used at the input and output in Figure 2, Page 3. For every dB these resistor values are decreased, the voltage noise at the output of the OP275 is reduced by one dB. For example, with 10 k $\Omega$  resistors, the output noise floor drops to -104 dBV (typical) at 0 dB gain — a 6 dB reduction in noise because 10 k $\Omega$  is 1/2 of (6 dB lower than) 20 k $\Omega$ .

Conversely, if THD is more important than noise performance, increasing these resistors to 40 k $\Omega$  will increase the noise level by 6 dB, while reducing distortion at maximum voltage levels. Furthermore, if maximum signal levels are higher (or lower) than the traditional 10 V rms, these resistors should be scaled to accommodate the actual voltages prevalent in the circuit. Since the 2181 handles signals as currents, these ICs can even operate with signal levels far exceeding the 2181's supply rails, provided appropriately large resistors are used.

### High-Frequency Distortion

The choice of input resistor has an additional, subtle effect on distortion. Since the feedback impedances around the internal opamp (essentially Q1/D1 and Q3/D3) are fixed, low values for the input resistor will require more closed-loop gain from the opamp. Since the open-loop gain naturally falls off at high frequencies, asking for too much gain will lead to increased high-frequency distortion. For best results, this resistor should be kept to 10 k $\Omega$  or above.

### Stability

An additional consideration is stability: the internal op amp is intended for operation with source impedances of less than 60 k $\Omega$  at high frequencies. For most audio applications, this will present no problem.

### DC Coupling

The quiescent dc voltage level at the input (the input offset voltage) is approximately 0 V, but, as in many general-purpose opamps, this is not well controlled. Any dc input currents will cause dc in the output which will be modulated by gain; this may cause audible thumps. If the input is dc coupled, dc input currents may be generated due to the input offset voltage of the 2181 itself, or due to offsets in stages preceeding the 2181. Therefore, capacitive coupling is almost mandatory for quality audio applications. Choose a capacitor which will give acceptable low frequency performance for the application.

### Summing Multiple Input Signals

Multiple signals may be summed via multiple resistors, just as with an inverting opamp configuration. In such a case, a single coupling capacitor may be located next to pin 1 rather than multiple capacitors at the driven ends of the summing resistors. However, take care that the capacitor does not pick up stray signals.

### Output

The Output pin (pin 8) is intended to be connected to a virtual ground node, so that current flowing in it may be converted to a voltage (see Figures 2 & 15). Choose the external opamp for good audio performance. The feedback resistor should be chosen based on the desired current-to-voltage conversion constant. Since the input resistor determines the voltage-to-current conversion at the input,

the familiar ratio of  $R_f/R_i$  for an inverting opamp will determine the overall voltage gain when the 2181 is set for 0 dB current gain. Since the VCA performs best at settings near unity gain, use the input and feedback resistors to provide design-center gain or loss, if necessary.

A small feedback capacitor around the output opamp is needed to cancel the output capacitance of the VCA. Without it, this capacitance will destabilize most opamps. The capacitance at pin 8 is typically 15 pF.

## Power Supplies

### Positive

The positive supply is connected directly to V+ (pin 7). No special bypassing is necessary, but it is good practice to include a small ( $\sim 1 \mu\text{f}$ ) electrolytic or ( $\sim 0.1 \mu\text{f}$ ) ceramic capacitor close to the VCA IC on the PCB. Performance is not particularly dependent on supply voltage. The lowest permissible supply voltage is determined by the sum of the input and output currents plus  $I_{\text{SET}}$ , which must be supplied through the output of the internal transconductance amplifier and down through the core and voltage bias generator. Reducing signal currents may help accommodate low supply voltages. THAT Corporation intends to publish an application note covering operation on low supply voltages. Please inquire for its availability.

The highest permissible supply voltage is fixed by the process characteristics and internal power consumption. +18 V is the nominal limit.

### Negative

The negative supply terminal is V- (pin 5). Unlike normal negative supply pins, this point is intended to be connected to a current source  $I_{\text{SET}}$  (usually simply a resistor to  $V_{\text{EE}}$ ), which determines the current available for the device. As mentioned before, this source must supply the sum of the input and output signal currents, plus the bias to run the rest of the IC. The minimum value for this current is  $570 \mu\text{A}$  over the sum of the required signal currents. Usually,  $I_{\text{SET}}$  should equal 2.4 mA for most pro audio applications with  $\pm 15 \text{ V}$  supplies. Higher bias levels are of limited value, largely because the core transistors become ineffective at logging and antilogging at currents over 1 mA.

Mathematically, this can be expressed as

$$I_{\text{CELL}} \geq \text{Peak}(I_{\text{IN}}) + \text{Peak}(I_{\text{OUT}}) + 220 \mu\text{A}; \text{ and}$$

$$I_{\text{CELL}} = I_{\text{SET}} - 350 \mu\text{A}. \text{ Therefore,}$$

$$I_{\text{SET}} \geq \text{Peak}(I_{\text{IN}}) + \text{Peak}(I_{\text{OUT}}) + 570 \mu\text{A}.$$

The voltage at V- (pin 5) is four diode drops below ground, which, for the 2181, is approximately -2.85 V. Since this pin connects to a (high impedance) current supply, not a voltage supply, bypassing at pin 5 is not normally necessary.

### Ground

The GND pin (pin 6) is used as a ground reference for the VCA. The non-inverting input of the internal opamp is connected here, as are various portions of the internal bias network. It may not be used as an additional input pin.

## Voltage Control

### Negative Sense

$E_{\text{C-}}$  (pin 3) is the negative voltage control port. This point controls gain inversely with applied voltage: positive voltage causes loss, negative voltage causes gain. As described on Page 5, the current gain of the VCA is unity when pin 3 is at 0 V with respect to pin 2, and varies with voltage at approximately -6.1 mV/dB, at room temperature.

### Positive Sense

As mentioned earlier,  $E_{\text{C+}}$  (pin 2) is the positive-sense voltage control port. A typical circuit using this approach is shown in Figure 15.  $E_{\text{C-}}$  (Pin 3) should be grounded, and  $E_{\text{C+}}$  (pin 2) driven from a low-impedance voltage source. Using the opposite sense of control can sometimes save an inverter in the control path.

### Positive and Negative

It is also possible (and sometimes advantageous) to drive both control ports, either with differential drive (in which case, the control sensitivities of each port are summed), or through two different control signals. There is no reason why both control ports cannot be used simultaneously.



## Symmetry

The SYM pin (pin 4) is actually a sort of additional positive-sense control port. It is provided to allow  $V_{be}$  mismatches in the core transistors to be adjusted after packaging and installation in the circuit board. It should only be used for this purpose. Connect pin 4 only to a high-impedance source as shown in Figures 2 and 15.

## Control Port Drive Impedance

The control ports (pins 2 through 4) are connected directly to the bases of the logging and/or antilogging transistors. The accuracy of the logging and antilogging is dependent on the  $E_{C+}$  and  $E_{C-}$  voltages being exactly as desired to control gain. The base current in the core transistors will follow the collector currents, of course. Since the collector currents are signal-related, the base currents are therefore also signal-related. Should the source impedance of the control voltage(s) be large, the signal-related base currents will cause signal-related voltages to appear at the control ports, which will interfere with precise logging and antilogging, in turn causing distortion.

The 2181 Series VCAs are designed to be operated with zero source impedance at pins 2 and 3, and a high ( $\geq 50 \text{ k}\Omega$ ) source impedance at pin 4. To realize all the performance designed into a 2181, keep the source impedance of the control voltage driver well under  $50 \text{ }\Omega$ .

This often suggests driving the control port directly with an opamp. However, the closed-loop

output impedance of an opamp typically rises at high frequencies because open loop gain falls off as frequency increases. A typical opamp's output impedance is therefore inductive at high frequencies. Excessive inductance in the control port source impedance can cause the VCA to oscillate internally. In such cases, a  $100 \text{ }\Omega$  resistor in series with a  $1.5 \text{ nF}$  capacitor from the control port to ground will usually suffice to prevent the instability.

## Noise Considerations

It is second nature among good audio designers to consider the effects of noisy devices on the signal path. As is well known, this includes not only active devices such as opamps and transistors, but extends to the choice of impedance levels as well. High value resistors have higher inherent thermal noise, and the noise performance of an otherwise quiet circuit can be easily spoiled by the wrong choice of impedance levels.

Less well known, however, is the effect of noisy circuitry and high impedance levels in the control path of voltage-control circuitry. The 2181 Series VCAs act like multipliers: when no signal is present at the signal input, noise at the control input is rejected. So, when measuring noise (in the absence of signal – as most everyone does), even very noisy control circuitry often goes unnoticed. However, noise at the control port of these parts will cause noise modulation of the signal. This can become significant if care is not taken to drive the control ports with quiet signals.




Figure 15. Positive Control Port using Pin 4

The 2181 Series VCAs have a small amount of inherent noise modulation because of its class AB biasing scheme, where the shot noise in the core transistors reaches a minimum with no signal, and increases with the square root of the instantaneous signal current. However, in an optimum circuit, the noise floor rises only to -94 dBV with a 50  $\mu$ A rms signal at unity gain — 4 dB of noise modulation. By contrast, if a unity-gain connected, non-inverting 5534 opamp is used to directly drive the control port, the noise floor will rise to 92 dBV — 6 dB of noise modulation.

To avoid excessive noise, one must take care to use quiet electronics throughout the control-voltage circuitry. One useful technique is to process control voltages at a multiple of the eventual control constant (e.g., 61 mV/dB — ten times higher than the VCA requires), and then attenuate the control signal just before the final drive amplifier. With careful attention to impedance levels, relatively noisy opamps may be used for all but the final stage.

### Stray Signal Pickup

It is also common practice among audio designers to design circuit boards to minimize the pickup of stray signals within the signal path. As with noise in the control path, signal pickup in the control path can adversely effect the performance of an otherwise good VCA. Because it is a multiplier, the 2181 produces second harmonic distortion if the audio signal itself is present at the control port. Only a small voltage at the control port is required: as little as 10  $\mu$ V of signal can increase distortion to over 0.01%. This can frequently be seen at high frequencies, where capacitive coupling between the signal and control paths can cause stray signal pickup.

Because the signal levels involved are very small, this problem can be difficult to diagnose. One clue to the presence of this problem is that the symmetry

null for minimum THD varies with frequency. It is often possible to counteract a small amount of pure fundamental picked up in the control path by "misadjusting" the symmetry setting. Since the amount of pickup usually varies with frequency, the optimum trim setting will vary with frequency and level. A useful technique to confirm this problem is to temporarily bypass the control port to ground via a modest-sized capacitor (e.g., 10  $\mu$ F). If the distortion diminishes, signal pickup in the control path is the likely cause.

### Temperature Sensitivity

As shown by Equation 1 (Page 5), the gain of a 2181 VCA is sensitive to temperature in proportion to the amount of gain or loss commanded. The constant of proportionality is 0.33% of the decibel gain commanded, per degree Celsius, referenced to 27°C (300°K). This means that at 0 dB gain, there is no change in gain with temperature. However, at -122 mV, the gain will be +20 dB at room temperature, but will be 20.66 dB at a temperature 10°C lower.

For most audio applications, this change with temperature is of little consequence. However, if necessary, it may be compensated by a resistor embedded in the control voltage path whose value varies with temperature at the same rate of 0.33%/°C. Such parts are available from RCD Components, Inc, [www.rcd-comp.com](http://www.rcd-comp.com), and KOA/Speer Electronics, [www.koaspeer.com](http://www.koaspeer.com).

### Closing Thoughts

THAT Corporation welcomes comments, questions and suggestions regarding these devices, their design and application. Our engineering staff includes designers who have decades of experience in applying our parts. Please feel free to contact us to discuss your applications in detail.

## Package Information

The THAT 2181-series is available in 8-pin SO and 8-pin SIP packages. Package dimensions are shown in Figure 16 and 17 below; Pinouts are given in Table 1 on page 1. Ordering information is provided in Table 2 also on page 1.

The 2181-series packages are entirely lead-free. The lead-frames are copper, plated with successive layers of nickel, palladium, and gold. This approach

makes it possible to solder these devices using lead-free and lead-bearing solders.

Neither the lead-frame nor the plastic mold compound used in the 2181-series contains any hazardous substances as specified in the European Union's *Directive on the Restriction of the Use of Certain Hazardous Substances in Electrical and Electronic Equipment 2002/95/EG* of January 27, 2003

### Package Characteristics

| Parameter                           | Symbol        | Conditions                               | Min                                              | Typ | Max | Units |
|-------------------------------------|---------------|------------------------------------------|--------------------------------------------------|-----|-----|-------|
| <b>Through-hole package</b>         |               |                                          | See Figure 16 for dimensions                     |     |     |       |
|                                     |               |                                          | 8 Pin SIP                                        |     |     |       |
| Thermal Resistance                  | $\theta_{JA}$ | SIP package soldered to board            |                                                  | 100 |     | °C/W  |
| Environmental Regulation Compliance |               |                                          | Complies with January 27, 2003 RoHS requirements |     |     |       |
| <b>Surface-mount package</b>        |               |                                          | See Figure 17 for dimensions                     |     |     |       |
|                                     |               |                                          | 8 Pin SO                                         |     |     |       |
| Thermal Resistance                  | $\theta_{JA}$ | SO package soldered to board             |                                                  | 150 |     | °C/W  |
| Soldering Reflow Profile            |               |                                          | JEDEC JESD22-A113-D (250°C)                      |     |     |       |
| Moisture Sensitivity Level          | MSL           | Above-referenced JEDEC soldering profile |                                                  | 1   |     |       |
| Environmental Regulation Compliance |               |                                          | Complies with January 27, 2003 RoHS requirements |     |     |       |




Figure 16. -L (SIP) Version Package Outline Drawing




Figure 17. -S (SO) Version Package Outline Drawing

## **Notes**