

# 3.3 V 125 MHz Multi-Output Zero Delay Buffer

#### **Features**

- Output Frequency up to 125 MHz
- 12 Clock Outputs: Frequency Configurable
- 350 ps max. Output to Output Skew
- Configurable Output Disable
- Two Reference Clock Inputs for Dynamic Toggling

- Oscillator or PECL Reference Input
- Spread Spectrum Compatible
- Glitch-free Output Clocks Transitioning
- 3.3 V Power Supply
- Pin Compatible with MPC973
- Industrial Temperature Range: -40 °C to +85 °C
- 52-pin TQFP Package


# Frequency Table [1]

VC0_SEL	FB_SEL2	FB_SEL1	FB_SEL0	F <sub>VC0</sub>
0	0	0	0	8x
0	0	0	1	12x
0	0	1	0	16x
0	0	1	1	20x
0	1	0	0	16x
0	1	0	1	24x
0	1	1	0	32x
0	1	1	1	40x
1	0	0	0	4x
1	0	0	1	6x
1	0	1	0	8x
1	0	1	1	10x
1	1	0	0	8x
1	1	0	1	12x
1	1	1	0	16x
1	1	1	1	20x

1. x = reference input frequency, 200 MHz < F<sub>VCO</sub> < 480 MHz.



# **Logic Block Diagram**






# Contents

Pinouts	4
Pin Definitions [2]	5
Description	6
Zero Delay Buffer	6
Glitch-Free Output Frequency Transitions	6
SYNC Output	7
Power Management	8
Absolute Maximum Conditions	9
DC Electrical Specifications	9
AC Electrical Specifications	10
Ordering Information	11
Ordering Code Definitions	

Package Drawing and Dimensions	
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	
PSoC® Solutions	15
Cypress Developer Community	15
Technical Support	15



### **Pinouts**





# Pin Definitions [2]

Pin	Name	PWR	I/O	Type	Description
11	PECL_CLK		ı	PU	PECL Clock Input.
12	PECL_CLK#		ı	PD	PECL Clock Input.
9	TCLK0		I	PU	External Reference or Test Clock Input.
10	TCLK1		ı	PU	External Reference or Test Clock Input.
44, 46, 48, 50	QA(3:0)	VDDC	0		Clock Outputs. See Divider Table on page 6 for frequency selections.
32, 34, 36, 38	QB(3:0)	VDDC	0		Clock Outputs. See Divider Table on page 6 for frequency selections.
16, 18, 21, 23	QC(3:0)	VDDC	0		Clock Outputs. See Divider Table on page 6 for frequency selections.
29	FB_OUT	VDDC	0		Feedback Clock Output. Connect to FB_IN for normal operation. The divider ratio for this output is set by FB_SEL(0:2). See Frequency Table [1] on page 1. A bypass delay capacitor at this output control Input Reference or Output Banks phase relationships.
25	SYNC	VDDC	0		Synchronous Pulse Output. This output is used for system synchronization. The rising edge of the output pulse is in sync with both the rising edges of QA (0:3) and QC(0:3) output clocks regardless of the divider ratios selected.
42, 43	SELA(1,0)		I	PU	Frequency Select Inputs. These inputs select the divider ratio at QA(0:3) outputs. See Divider Table on page 6.
40, 41	SELB(1,0)		I	PU	Frequency Select Inputs. These inputs select the divider ratio at QB(0:3) outputs. See Divider Table on page 6.
19, 20	SELC(1,0)		I	PU	Frequency Select Inputs. These inputs select the divider ratio at QC(0:3) outputs. See Divider Table on page 6.
5, 26, 27	FB_SEL(2:0)		I	PU	Feedback Select Inputs. These inputs select the divide ratio at FB_OUT output. See Frequency Table [1] on page 1.
52	VCO_SEL		I	PU	VCO Divider Select Input. When set LOW, the VCO output is divided by 2. When set HIGH, the divider is bypassed. See Frequency Table [1] on page 1.
31	FB_IN		ı	PU	Feedback Clock Input. Connect to FB_OUT for accessing the PLL.
6	PLL_EN		I	PU	PLL Enable Input. When asserted HIGH, PLL is enabled. When LOW, PLL is bypassed.
7	REF_SEL		I	PU	Reference Select Input. When HIGH, the PECL inputs are selected. When LOW, TCLK[0:1] are selected.
8	TCLK_SEL		ı	PU	TCLK Select Input. When LOW, TCLK0 is selected. When HIGH TCLK1 is selected.
2	MR#/OE		I	PU	Master Reset or Output Enable Input. When asserted LOW, resets all of the internal flip-flops and also disables all of the outputs. When pulled HIGH, releases the internal flip-flops from reset and enables all of the outputs.
14	INV_CLK		I	PU	Inverted Clock Input. When set HIGH, QC(2,3) outputs are inverted. When set LOW, the inverter is bypassed.
3	SCLK		I	PU	Serial Clock Input. Clocks data at SDATA into the internal register.
4	SDATA		I	PU	Serial Data Input. Input data is clocked to the internal register to enable or disable individual outputs. This provides flexibility in power management.
17, 22, 28, 33,37, 45, 49	VDDC				3.3V Power Supply for Output Clock Buffers.
13	VDD				3.3V Supply for PLL.
1, 15, 24, 30, 35, 39, 47, 51	VSS				Common Ground.

Page 5 of 15 Document Number: 38-07291 Rev. \*F

Note
2. A bypass capacitor (0.1μF) must be placed as close as possible to each positive power (<0.2"). If these bypass capacitors are not close to the pins their high frequency filtering characteristics is cancelled by the lead inductance of the traces.



### **Description**

The CY29973 has an integrated PLL that provides low-skew and low-jitter clock outputs for high-performance microprocessors. Three independent banks of four outputs and an independent PLL feedback output, FB\_OUT, provide exceptional flexibility for possible output configurations. The PLL is ensured stable operation given that the VCO is configured to run between 200 MHz to 480 MHz. This allows a wide range of output frequencies up to 125 MHz.

The phase detector compares the input reference clock to the external feedback input. For normal operation, the external feedback input, FB\_IN, is connected to the feedback output, FB\_OUT. The internal VCO is running at multiples of the input reference clock set by FB\_SEL(0:2) and VCO\_SEL select inputs, refer to Frequency Table [1] on page 1. The VCO frequency is then divided down to provide the required output frequencies. These dividers are set by SELA(0,1), SELB(0,1), SELC(0,1) select inputs, see Divider Table. For situations were the VCO needs to run at relatively low frequencies and hence might not be stable, assert VCO\_SEL LOW to divide the VCO frequency by 2. This maintains the desired output relationships, but provides an enhanced PLL lock range.

The CY29973 is also capable of providing inverted output clocks. When INV\_CLK is asserted high, QC2 and QC3 output clocks are inverted. These clocks could be used as feedback outputs to the CY29973 or a second PLL device to generate early or late clocks for a specific design. This inversion does not affect the output to output skew.

### Zero Delay Buffer

When used as a zero delay buffer the CY29973 is likely to be in a nested clock tree application. For these applications the CY29973 offers a low voltage PECL clock input as a PLL reference. This allows the user to use LVPECL as the primary clock distribution device to take advantage of its far superior skew performance. The CY29973 then can lock onto the LVPECL reference and translate with near zero delay to low skew outputs.

By using one of the outputs as a feedback to the PLL the propagation delay through the device is eliminated. The PLL works to align the output edge with the input reference edge thus producing a near zero delay. The reference frequency affects the static phase offset of the PLL and thus the relative delay between the inputs and outputs. Because the static phase offset is a function of the reference clock the Tpd of the CY29973 is a function of the configuration used.

# **Glitch-Free Output Frequency Transitions**

Customarily when output buffers have their internal counters changed "on the fly" their output clock periods will:

- Contain short or "runt" clock periods. These are clock cycles in which the cycle(s) are shorter in period than either the old or new frequency that is being transitioned to.
- Contain stretched clock periods. These are clock cycles in which the cycle(s) are longer in period than either the old or new frequency that is being transitioned to.

This device specifically includes logic to guarantee that runt and stretched clock pulses do not occur if the device logic levels of any or all of the following pins changed "on the fly" while it is operating: SELA, SELB, SELC, and VCO SEL.

#### **Divider Table**

VCO_SEL	SELA1	SELA0	QA	SELB1	SELB0	QB	SELC1	SELC0	QC
0	0	0	VCO/8	0	0	VCO/8	0	0	VCO/4
0	0	1	VCO/12	0	1	VCO/12	0	1	VCO/8
0	1	0	VCO/16	1	0	VCO/16	1	0	VCO/12
0	1	1	VCO/24	1	1	VCO/20	1	1	VCO/16
1	0	0	VCO/4	0	0	VCO/4	0	0	VCO/2
1	0	1	VCO/6	0	1	VCO/6	0	1	VCO/4
1	1	0	VCO/8	1	0	VCO/8	1	0	VCO/6
1	1	1	VCO/12	1	1	VCO/10	1	1	VCO/8


Document Number: 38-07291 Rev. \*F



# **SYNC Output**

In situations were output frequency relationships are not integer multiples of each other the SYNC output provides a signal for system synchronization. The CY29973 monitors the relationship between the QA and the QC output clocks. It provides a low going pulse, one period in duration, one period prior to the coincident rising edges of the QA and QC outputs. The duration and the placement of the pulse depend on the higher of the QA and QC output frequencies. The following timing diagram illustrates various waveforms for the SYNC output. Note that the SYNC output is defined for all possible combinations of the QA and QC outputs even though under some relationships the lower frequency clock could be used as a synchronizing signal.

Figure 1. SYNC Output for Different Input and Out Ratio 1:1 Mode 2:1 Mode SYNC 3:1 Mode QA SYNC -3:2 Mode





## **Power Management**

The individual output enable or freeze control of the CY29973 allows the user to implement unique power management schemes into the design. The outputs are stopped in the logic '0' state when the freeze control bits are activated. The serial input register contains one programmable freeze enable bit for 12 of the 14 output clocks. The QC0 and FB\_OUT outputs can not be frozen with the serial port, this avoids any potential lock up situation must an error occur in the loading of the serial data. An output is frozen when a logic '0' is programmed and enabled when a logic '1' is written. The enabling and freezing of individual outputs is done in such a manner as to eliminate the possibility of partial "runt" clocks.

The serial input register is programmed through the SDATA input by writing a logic '0' start bit followed by 12 NRZ freeze enable bits. The period of each SDATA bit equals the period of the free running SCLK signal. The SDATA is sampled on the rising edge of SCLK.

Figure 2. Control Bit Map

Start													
0.0	DO	D1	I D2 I	I D3	D4	D5	D6	D7	D81	D9	D10	D11	1
l Bit													ı

D0-D3 are the control bits for QA0-QA3, respectively D4-D7 are the control bits for QB0-QB3, respectively D8-D10 are the control bits for QC1-QC3, respectively D11 is the control bit for SYNC



#### Absolute Maximum Conditions

Exceeding maximum ratings [3] may shorten the useful life of the device. User guidelines are not tested.

Maximum Input Voltage Relative to V<sub>SS</sub>: ........... V<sub>SS</sub> – 0.3 V Maximum Input Voltage Relative to V<sub>DD</sub>: ...... V<sub>DD</sub> + 0.3 V Storage Temperature: ......-65 °C to +150 °C Operating Temperature: ..... -40 °C to +85 °C 

Maximum Power Supply:	5.5 V
Maximum Input Current:	±20 mA

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions must be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> must be constrained to the range:

$$V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$$

Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{SS}$  or  $V_{DD}$ ).

### **DC Electrical Specifications**

 $V_{DD}$  = 2.9 V to 3.6 V,  $V_{DDC}$  = 3.3 V ± 10%,  $T_A$  = -40 °C to +85 °C

Parameter	Description	Conditions	Min	Тур	Max	Unit
$V_{IL}$	Input Low Voltage		V <sub>SS</sub>	_	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	_	$V_{DD}$	V
V <sub>PP</sub>	Peak-to-Peak Input Voltage PECL_CLK		300	_	1000	mV
$V_{CMR}$	Common Mode Range PECL_CLK <sup>[4]</sup>		V <sub>DD</sub> – 2.0	_	V <sub>DD</sub> – 0.6	V
I <sub>IL</sub>	Input Low Current <sup>[5]</sup>		_	_	-120	μΑ
I <sub>IH</sub>	Input High Current <sup>[5]</sup>		_	_	120	μΑ
$V_{OL}$	Output Low Voltage <sup>[6]</sup>	I <sub>OL</sub> = 20 mA	_	_	0.5	V
V <sub>OH</sub>	Output High Voltage <sup>[6]</sup>	I <sub>OH</sub> = -20 mA	2.4	_	_	V
$I_{DDQ}$	Quiescent Supply Current		_	10	15	mA
I <sub>DDA</sub>	PLL Supply Current	V <sub>DD</sub> only	-	15	20	mA
I <sub>DD</sub>	Dynamic Supply Current	QA and QB at 60 MHz, QC at 120 MHz, CL=30 pF	_	225	_	mA
		QA and QB at 25 MHz, QC at 50 MHz, CL=30 pF	_	125	_	
C <sub>in</sub>	Input Pin Capacitance		_	4	_	pF
Z <sub>OUT</sub>	Output Impedance		15	18	22	Ω

#### Notes

- Multiple Supplies: The voltage on any input or IO pin cannot exceed the power pin during power up. Power supply sequencing is not required.
   The V<sub>CMR</sub> is the difference from the most positive side of the differential input signal. Normal operation is obtained when the "High" input is within the V<sub>CMR</sub> range and the input lies within the V<sub>PP</sub> specification.
   Inputs have pull up/pull down resistors that effect input current.
- 6. Driving series or parallel terminated 50  $\Omega$  (or 50  $\Omega$  to  $V_{DD}/2$ ) transmission lines.



# **AC Electrical Specifications**

 $V_{DD}$  = 2.9 V to 3.6 V,  $V_{DDC}$  = 3.3 V ± 10%,  $T_A$  = –40 °C to +85 °C  $^{[7]}$ 

Parameter	Descriptio	n	Conditions	Min	Тур.	Max	Unit
Tr/Tf	TCLK Input Rise or Fall				_	3.0	ns
Fref	Reference Input Frequency			Note 8	_	Note 8	MHz
FrefDC	Reference Input Duty Cy	cle		25	-	75	%
Fvco	PLL VCO Lock Range			200	-	480	MHz
Tlock	Maximum PLL lock Time			_	-	10	ms
Tr/Tf	Output Clocks Rise or Fa	ıll Time <sup>[9]</sup>	0.8 V to 2.0 V	0.15	-	1.2	ns
Fout	Maximum Output Freque	ncy	Q (÷2)	_	_	125	MHz
			Q (÷4)	_	_	120	
			Q (÷6)	-	_	80	
			Q (÷8)	_	-	60	
FoutDC	Output Duty Cycle <sup>[9]</sup>			TCYCLE/2 - 750	-	TCYCLE/2 + 750	ps
tpZL, tpZH	Output Enable Time <sup>[9]</sup> (all	outputs)		2	-	10	ns
tpLZ, tpHZ	Output Disable Time <sup>[9]</sup> (al	l outputs)		2	_	8	ns
TCCJ	Cycle to Cycle Jitter <sup>[9]</sup> (pe	ak to peak)		_	±100	_	ps
TSKEW	Any Output to Any Output Skew <sup>[9, 10]</sup>			_	250	350	ps
	Propagation Delay <sup>[10, 11]</sup>	PECL_CLK		-225	-25	175	ps
Tpd		TCLK0	QFB =(38)	<b>–70</b>	130	330	
		TCLK1		-130	70	270	


Notes
7. Parameters are guaranteed by design and characterization. Not 100% tested in production.
8. Maximum and minimum input reference is limited by VC0 lock range.
9. Outputs loaded with 30pF each.
10.  $50\Omega$  transmission line terminated into VDD/2.
11. Tpd is specified for a 50MHz input reference. Tpd does not include jitter.



# **Ordering Information**

Part Number	Package Type	Production Flow		
Pb-free				
CY29973AXI	52-pin TQFP	Industrial, –40 °C to +85 °C		
CY29973AXIT	52-pin TQFP – Tape and reel	Industrial, –40 °C to +85 °C		


## **Ordering Code Definitions**





# **Package Drawing and Dimensions**

Figure 3. 52-pin TQFP (10 × 10 × 1.0 mm) Package Outline, 51-85158



51-85158 \*C



# Acronyms

Acronym	Description
I/O	Input/Output
LVPECL	Low Voltage Positive/Pseudo Emitter Coupled Logic
PECL	Positive/Pseudo Emitter Coupled Logic
PLL	Phase Locked Loop
TQFP	Thin Quad Flat Pack
VCO	Voltage-Controlled Oscillator

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kV	kilovolt
MHz	megahertz
μΑ	microampere
μF	microfarad
mA	milliampere
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
V	volt
W	watt



# **Document History Page**

Document Title: CY29973, 3.3 V 125 MHz Multi-Output Zero Delay Buffer Document Number: 38-07291				
Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	111102	BRK	02/07/02	New data sheet
*A	122883	RBI	12/22/02	Added power up requirements to Maximum Ratings
*B	200081	RGL	01/22/04	Added Z <sub>OUT</sub> specifications in the DC Electrical Specs Changed the Package Drawing and Dimension to CY standard
*C	2562606	AESA	09/09/08	Updated template. Added Note "Not recommended for new designs." Added part number CY29973AXI and CY29973AXIT in ordering information table.
*D	2904743	CXQ	04/05/2010	Removed inactive part numbers CY29973AI and CY29973AIT. Updated package diagram.
*E	3163592	CXQ	02/05/2011	Added Ordering Code Definitions under Ordering Information. Added Acronyms and Units of Measure. Updated in new template.
*F	4312848	CINM	03/18/2014	Updated Package Drawing and Dimensions: spec 51-85158 – Changed revision from *A to *C.  Updated in new template.
				Completing Sunset Review.



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2002-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.