

# PCM3000 PCM3001

For most current data sheet and other product information, visit [www.burr-brown.com](http://www.burr-brown.com)

## *SoundPLUS™* Stereo Audio CODEC 18-BITS, SERIAL INTERFACE

### FEATURES

- **MONOLITHIC 18-BIT  $\Delta\Sigma$  ADC AND DAC**
- **16- OR 18-BIT INPUT/OUTPUT DATA**
- **STEREO ADC:**
  - Single-ended Voltage Input
  - 64X Oversampling
  - High Performance:
    - 88dB THD+N
    - 94dB SNR
    - 94dB Dynamic Range
  - Digital High-Pass Filter
- **STEREO DAC:**
  - Single-ended Voltage Output
  - Analog Low Pass Filter
  - 64X Oversampling
  - High Performance:
    - 90dB THD+N
    - 98dB SNR
    - 97dB Dynamic Range
- **SPECIAL FEATURES (PCM3000):**
  - Digital De-emphasis
  - Digital Attenuation (256 Steps)
  - Soft Mute
  - Analog Loop Back
- **SAMPLE RATE: Up to 48kHz**
- **SYSTEM CLOCK: 256f<sub>S</sub>, 384f<sub>S</sub>, 512f<sub>S</sub>**
- **SINGLE +5V POWER SUPPLY**
- **SMALL PACKAGE: SSOP-28**


### DESCRIPTION

The PCM3000/3001 is a low cost single chip stereo audio CODEC (analog-to-digital and digital-to-analog converter) with single-ended analog voltage input and output.

Both ADCs and DACs employ delta-sigma modulation with 64X oversampling. The ADCs include a digital decimation filter and the DACs include an 8X oversampling digital interpolation filter. The DACs also include digital attenuation, de-emphasis, infinite zero detection and soft mute to form a complete subsystem. The PCM3000/3001 operates with left-justified, right-justified, I<sup>2</sup>S or DSP data formats.

PCM3000 can be programmed with a 3-wire serial interface for special features and data formats. PCM3001 can be pin-programmed for data formats.

Fabricated on a highly advanced CMOS process, the PCM3000/3001 is suitable for a wide variety of cost-sensitive consumer applications where good performance is required. Applications include sampling keyboards, digital mixers, mini-disc recorders, hard-disk recorders, karaoke systems, DSP-based car stereo, DAT recorders, and video conferencing.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111  
Twx: 910-952-1111 • Internet: <http://www.burr-brown.com/> • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

# SPECIFICATIONS

All specifications at +25°C,  $V_{DD} = V_{CC} = +5V$ ,  $f_s = 44.1kHz$ ,  $SYSCLK = 384f_s$ , CLKIO Input, 18-bit data, unless otherwise noted.

PARAMETER	CONDITIONS	PCM3000E/3001E			UNITS
		MIN	TYP	MAX	
<b>DIGITAL INPUT/OUTPUT</b>					
<b>Input Logic</b>					
Input Logic Level: $V_{IH}^{(1)}$		2.0			VDC
$V_{IL}^{(1)}$				0.8	VDC
Input Logic Current: $I_{IN}^{(2)}$				$\pm 1$	$\mu A$
Input Logic Current: $I_{IN}^{(3)}$				-120	$\mu A$
Input Logic Level: $V_{IH}^{(4)}$		$0.64 \cdot V_{DD}$			VDC
$V_{IL}^{(4)}$				$0.28 \cdot V_{DD}$	VDC
Input Logic Current: $I_{IN}^{(4)}$				$\pm 40$	$\mu A$
<b>Output Logic</b>					
Output Logic Level: $V_{OH}^{(5)}$	$I_{OUT} = -1.6mA$	4.5			VDC
$V_{OL}^{(5)}$	$I_{OUT} = +3.2mA$			0.5	VDC
Output Logic Level: $V_{OH}^{(6)}$	$I_{OUT} = -3.2mA$	4.5			VDC
$V_{OL}^{(6)}$	$I_{OUT} = +3.2mA$			0.5	VDC
<b>CLOCK FREQUENCY</b>					
Sampling Frequency ( $f_s$ )		$32^{(7)}$	44.1	48	kHz
System Clock Frequency	$256f_s$	8.1920	11.2896	12.2880	MHz
	$384f_s$	12.2880	16.9344	18.4320	MHz
	$512f_s$	16.3840	22.5792	24.5760	MHz
<b>ADC CHARACTERISTICS</b>					
<b>RESOLUTION</b>		18			Bits
<b>DC ACCURACY</b>					
Gain Mismatch Channel-to-Channel			$\pm 1.0$	$\pm 5.0$	% of FSR
Gain Error			$\pm 2.0$	$\pm 5.0$	% of FSR
Gain Drift			$\pm 20$		ppm of FSR/°C
Bipolar Zero Error	High-Pass Filter Off <sup>(8)</sup>		$\pm 1.7$		% of FSR
Bipolar Zero Drift	High-Pass Filter Off <sup>(8)</sup>		$\pm 20$		ppm of FSR/°C
<b>DYNAMIC PERFORMANCE<sup>(9)</sup></b>					
THD+N: $V_{IN} = -0.5dB$	$f = 1kHz$		-88	-80	dB
$V_{IN} = -60dB$	$f = 1kHz$		-31		dB
Dynamic Range	$f = 1kHz$ , A-Weighted	90	94		dB
Signal-to-Noise Ratio	$f = 1kHz$ , A-Weighted	90	94		dB
Channel Separation		88	92		dB
<b>DIGITAL FILTER PERFORMANCE</b>					
Passband		$0.583f_s$		$0.454f_s$	Hz
Stopband					Hz
Passband Ripple				$\pm 0.05$	dB
Stopband Attenuation		-65			dB
Delay Time (Latency)			$17.4/f_s$		sec
<b>DIGITAL HIGH PASS FILTER RESPONSE</b>					
-3dB Frequency			$0.019f_s$		mHz
<b>ANALOG INPUT</b>					
Voltage Range	0dB (Full Scale)		2.9		Vp-p
Center Voltage			2.1		V
Input Impedance			15		k $\Omega$
<b>ANTI-ALIASING FILTER</b>					
-3dB Frequency	$C_{EXT} = 470pF$		170		kHz

NOTES: (1) Pins 16, 17, 18, 22, 25, 26, 27, 28: LRCIN, BCKIN, DIN, CLKIO, MC/FMT2, MD/FMT1, ML/FMT0, RSTB. (2) Pins 16, 17, 18, 22: LRCIN, BCKIN, DIN, CLKIO (Schmitt Trigger Input). (3) Pins 25, 26, 27, 28: MC/FMT2, MD/FMT1, ML/FMT0, RSTB (Schmitt Trigger Input, 70k $\Omega$  Internal Pull-Up Resistor). (4) Pin 20: XTI. (5) Pins 19, 22: DOUT, CLKIO. (6) Pin 21: XTO. (7) Refer to Application Bulletin AB-148 for information relating to operation at lower sampling frequencies. (8) High Pass Filter disabled (PCM3000 only) to measure DC offset. (9)  $f_{IN} = 1kHz$ , using Audio Precision System II, rms mode with 20kHz LPF, 400Hz HPF used for performance calculation. (10) With no load on XTO and CLKIO.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# SPECIFICATIONS (cont.)

All specifications at +25°C,  $V_{DD} = V_{CC} = 5V$ ,  $f_S = 44.1kHz$ ,  $SYSCLOCK = 384f_S$ , CLKIO Input, 18-bit data, unless otherwise noted.

PARAMETER	CONDITIONS	PCM3000E/3001E			UNITS
		MIN	TYP	MAX	
DAC CHARACTERISTICS					
RESOLUTION		18			Bits
DC ACCURACY					
Gain Mismatch Channel-to-Channel			±1.0	±5.0	% of FSR
Gain Error			±1.0	±5.0	% of FSR
Gain Drift			±20		ppm of FSR/°C
Bipolar Zero Error			±1.0		% of FSR
Bipolar Zero Drift			±20		ppm of FSR/°C
DYNAMIC PERFORMANCE <sup>(9)</sup>					
THD+N: V <sub>OUT</sub> = 0dB (Full Scale)			−90	−80	dB
V <sub>OUT</sub> = −60dB			−34		dB
Dynamic Range	EIAJ A-Weighted	90	97		dB
Signal-to-Noise Ratio (Idle Channel)	EIAJ A-Weighted	92	98		dB
Channel Separation		90	95		dB
DIGITAL FILTER PERFORMANCE					
Passband				0.445f <sub>S</sub>	Hz
Stopband		0.555f <sub>S</sub>			Hz
Passband Ripple				±0.17	dB
Stopband Attenuation		−35			dB
Delay Time			11.1/f <sub>S</sub>		sec
ANALOG OUTPUT					
Voltage Range			0.62 • V <sub>CC</sub>		Vp-p
Center Voltage			0.5 • V <sub>CC</sub>		VDC
Load Impedance	AC Load	5			kΩ
ANALOG LOW PASS FILTER					
Frequency Response	f = 20kHz		−0.16		dB
POWER SUPPLY REQUIREMENTS					
Voltage Range: V <sub>CC</sub>		4.5	5	5.5	VDC
V <sub>DD</sub>		4.5	5	5.5	VDC
Supply Current: +I <sub>CC</sub> , +I <sub>DD</sub> <sup>(10)</sup>	V <sub>CC</sub> = V <sub>DD</sub> = 5V		32	50	mA
Power Dissipation	V <sub>CC</sub> = V <sub>DD</sub> = 5V		160	250	mW
TEMPERATURE RANGE					
Operation		−25		+85	°C
Storage		−55		+125	°C

## PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER <sup>(1)</sup>	TRANSPORT MEDIA
PCM3000E	SSOP-28	324	−25°C to +85°C	PCM3000E	PCM3000E	Rails
"	"	"	"	"	PCM3000E/2K	Tape and Reel
PCM3001E	SSOP-28	324	−25°C to +85°C	PCM3001E	PCM3001E	Rails
"	"	"	"	"	PCM3001E/2K	Tape and Reel

NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K indicates 2000 devices per reel). Ordering 2000 pieces of "PCM3000E/2K" will get a single 2000-piece Tape and Reel.



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage	+6.5V
+ $V_{DD}$ , + $V_{CC1}$ , + $V_{CC2}$	±0.1V
Supply Voltage Differences	±0.1V
GND Voltage Differences	−0.3 to $V_{DD} + 0.3V$
Digital Input Voltage	−0.3 to $V_{CC1}, V_{CC2} + 0.3V$
Analog Input Voltage	300mW
Power Dissipation	±10mA
Input Current	−25°C to +85°C
Operating Temperature Range	−55°C to +125°C
Storage Temperature	+260°C
Lead Temperature (soldering, 5s)	+235°C
(reflow, 10s)	100°C/W
Thermal Resistance, $\theta_{JA}$	

## PIN CONFIGURATION—PCM3000

Top View				SSOP
1	V <sub>INL</sub>	RSTB	28	
2	V <sub>CC1</sub>	ML	27	
3	AGND1	MD	26	
4	V <sub>REFL</sub>	MC	25	
5	V <sub>REFR</sub>	DGND	24	
6	V <sub>INR</sub>	V <sub>DD</sub>	23	
7	C <sub>INPR</sub>	CLKIO	22	
8	C <sub>INNR</sub>	XTO	21	
9	C <sub>INNL</sub>	XTI	20	
10	C <sub>INPL</sub>	DOUT	19	
11	VCOM	DIN	18	
12	V <sub>OUTR</sub>	BCKIN	17	
13	AGND2	LRCIN	16	
14	V <sub>CC2</sub>	V <sub>OUTL</sub>	15	

## PIN CONFIGURATION—PCM3001

Top View				SSOP
1	V <sub>INL</sub>	RSTB	28	
2	V <sub>CC1</sub>	FMT0	27	
3	AGND1	FMT1	26	
4	V <sub>REFL</sub>	FMT2	25	
5	V <sub>REFR</sub>	DGND	24	
6	V <sub>INR</sub>	V <sub>DD</sub>	23	
7	C <sub>INPR</sub>	CLKIO	22	
8	C <sub>INNR</sub>	XTO	21	
9	C <sub>INNL</sub>	XTI	20	
10	C <sub>INPL</sub>	DOUT	19	
11	VCOM	DIN	18	
12	V <sub>OUTR</sub>	BCKIN	17	
13	AGND2	LRCIN	16	
14	V <sub>CC2</sub>	V <sub>OUTL</sub>	15	

## PIN ASSIGNMENTS PCM3000/3001






PIN	NAME	I/O	DESCRIPTION
1	V <sub>INL</sub>	IN	ADC Analog Input, Lch
2	V <sub>CC1</sub>	—	ADC Analog Power Supply
3	AGND1	—	ADC Analog Ground
4	V <sub>REFL</sub>	—	ADC Input Reference, Lch
5	V <sub>REFR</sub>	—	ADC Input Reference, Rch
6	V <sub>INR</sub>	IN	ADC Analog Input, Rch
7	C <sub>INPR</sub>	—	ADC Anti-alias Filter Capacitor (+), Rch
8	C <sub>INNR</sub>	—	ADC Anti-alias Filter Capacitor (–), Rch
9	C <sub>INNL</sub>	—	ADC Anti-alias Filter Capacitor (–), Lch
10	C <sub>INPL</sub>	—	ADC Anti-alias Filter Capacitor (+), Lch
11	VCOM	—	DAC Output Common
12	V <sub>OUTR</sub>	OUT	DAC Analog Output, Rch
13	AGND2	—	DAC Analog Ground
14	V <sub>CC2</sub>	—	DAC Analog Power Supply
15	V <sub>OUTL</sub>	OUT	DAC Analog Output, Lch
16	LRCIN	IN	Sample Rate Clock Input (f <sub>s</sub> ) <sup>(2)</sup>
17	BCKIN	IN	Bit Clock Input <sup>(2)</sup>
18	DIN	IN	Data Input <sup>(2)</sup>
19	DOUT	OUT	Data Output
20	XTI	IN	Oscillator Input
21	XTO	OUT	Oscillator Output
22	CLKIO	I/O	Buffered Output of Oscillator or External Clock Input <sup>(2)</sup>
23	V <sub>DD</sub>	—	Digital Power Supply
24	DGND	—	Digital Ground
25	MC/FMT2	IN	Serial Control Bit Clock (PCM3000)/Data Format Control 2 (PCM3001) <sup>(1, 2)</sup>
26	MD/FMT1	IN	Serial Control Data (PCM3000)/Data Format Control 1 (PCM3001) <sup>(1, 2)</sup>
27	ML/FMT0	IN	Serial Control Strobe Pulse/Data Format Control 0 (PCM3001) <sup>(1, 2)</sup>
28	RSTB	IN	Reset <sup>(1, 2)</sup>

NOTES: (1) With 70kΩ typical internal pull-up resistor. (2) Schmitt trigger input.

# TYPICAL PERFORMANCE CURVES

## ADC SECTION






At  $T_A = +25^\circ\text{C}$ ,  $V_{CC} = V_{DD} = +5\text{V}$ ,  $f_{IN} = 1.0\text{kHz}$ ,  $f_S = 44.1\text{kHz}$ , 18-bit data,  $V_{IN} = 2.9\text{Vp-p}$ , and  $\text{SYSCLK} = 384f_S$ , unless otherwise noted.



# TYPICAL PERFORMANCE CURVES

## DAC SECTION





At  $T_A = +25^\circ\text{C}$ ,  $V_{CC} = V_{DD} = +5\text{V}$ ,  $f_{IN} = 1.0\text{kHz}$ ,  $f_S = 44.1\text{kHz}$ , 18-bit data, and  $\text{SYSCLK} = 384f_S$ , unless otherwise noted.





# TYPICAL PERFORMANCE CURVES

At  $T_A = +25^\circ\text{C}$ ,  $V_{CC} = V_{DD} = +5\text{V}$ , and  $\text{SYSCLK} = 384f_s$ , unless otherwise noted.

## ADC DIGITAL FILTER











## ANTI-ALIASING FILTER





# TYPICAL PERFORMANCE CURVES

At  $T_A = +25^\circ\text{C}$ ,  $V_{CC} = V_{DD} = +5\text{V}$ , and  $\text{SYSCLK} = 384f_s$ , unless otherwise noted.

## DAC DIGITAL FILTER




## ANALOG OUTPUT FILTER





NOTE: (1) FMT0, FMT1, FMT2 are for PCM3001 only.



9 **PCM3000/3001** 

# PCM AUDIO INTERFACE

The three-wire digital audio interface for PCM3000/3001 is on LRCIN (Pin 16), BCKIN (Pin 17), DIN (Pin 18), and DOUT (Pin 19). The PCM3000/3001 can operate with seven different data formats. For the PCM3000, these formats are selected through PROGRAM REGISTER 3 in the software mode. For PCM3001, data formats are selected by

pin-strapping the three format pins. Figures 2, 3 and 4 illustrate audio data input/output format and timing.

PCM3000/3001 can accept 32, 48, or 64 bit clocks (BCKIN) in one clock of LRCIN. Only formats 0, 2, and 6 can be selected when 32 bit clocks/LRCIN are applied.






FIGURE 2. Audio Data Input/Output Format.

### FORMAT 3: FMT[2:0] = "011"

DAC: 18-Bit, MSB-First, Right-Justified




ADC: 18-Bit, MSB-First, Right-Justified




### FORMAT 4: FMT[2:0] = "100"

DAC: 18-Bit, MSB-First, Left-Justified




ADC: 18-Bit, MSB-First, Left-Justified




### FORMAT 5: FMT[2:0] = "101"

DAC: 18-Bit, MSB-First, I<sup>PS</sup>




ADC: 18-Bit, MSB-First, I<sup>PS</sup>



### FORMAT 6: FMT[2:0] = "110"

DAC: 16-Bit, MSB-First, DSP-Frame



ADC: 16-Bit, MSB-First, DSP-Frame





FIGURE 3. Audio Data Input/Output Format.



BCKIN Pulse Cycle Time	$t_{BCY}$	300ns (min)
BCKIN Pulse Width High	$t_{BCH}$	120ns (min)
BCKIN Pulse Width Low	$t_{BCL}$	120ns (min)
BCKIN Rising Edge to LRCIN Edge	$t_{BL}$	40ns (min)
LRCIN Edge to BCKIN Rising Edge	$t_{LB}$	40ns (min)
LRCIN Pulse Width	$t_{LRP}$	$t_{BCY}$ (min)
DIN Set-up Time	$t_{DIS}$	40ns (min)
DIN Hold Time	$t_{DIH}$	40ns (min)
DOUT Delay Time to BCKIN Falling Edge	$t_{BDO}$	40ns (max)
DOUT Delay Time to LRCIN Edge	$t_{LDO}$	40ns (max)
Rising Time of All Signals	$t_{RISE}$	20ns (max)
Falling Time of All Signals	$t_{FALL}$	20ns (max)

FIGURE 4. Audio Data Input/Output Timing.

## SYSTEM CLOCK

The system clock for the PCM3000/3001 must be either  $256f_s$ ,  $384f_s$  or  $512f_s$ , where  $f_s$  is the audio sampling frequency. The system clock can be either a crystal oscillator placed between XTI (Pin 20) and XTO (Pin 21), or an external clock input. If an external clock is used, the clock is provided to either XTI or CLKIO (Pin 22), and XTO is open. The PCM3000/3001 has an XTI clock detection circuit which senses if an XTI clock is operating. When the external clock is delivered to XTI, CLKIO is a buffered output of XTI. When XTI is connected to ground, the external clock must be tied to CLKIO. For best performance, the “External Clock Input 2” circuit in Figure 5 is recommended.

The PCM3000/3001 also has a system clock detection circuit which automatically senses if the system clock is operating at

$256f_s$ ,  $384f_s$ , or  $512f_s$ . When a  $384f_s$  or  $512f_s$  system clock is used, the clock is divided into  $256f_s$  automatically. The  $256f_s$  clock is used to operate the digital filters and the modulators.

Table I lists the relationship of typical sampling frequencies and system clock frequencies, and Figures 5 and 6 illustrate the typical system clock connections and external system clock timing.

SAMPLING RATE FREQUENCY (kHz)	SYSTEM CLOCK FREQUENCY (MHz)		
	$256f_s$	$384f_s$	$512f_s$
32	8.1920	12.2880	16.3840
44.1	11.2896	16.9340	22.5792
48	12.2880	18.4320	24.5760

TABLE I. System Clock Frequencies.




FIGURE 5. System Clock Connections.




FIGURE 6. External System Clock Timing.

## POWER-ON RESET

Both the PCM3000 and PCM3001 have internal power-on reset circuitry. Power-on reset occurs when system clock (XTI or CLKIO) is active and  $V_{DD} > 4.0V$ . For the PCM3001, the system clock must complete a minimum of 3 complete cycles prior to  $V_{DD} > 4.0V$  to ensure proper reset operation. The initialization sequence requires 1024 system cycles for completion, as shown in Figure 7. Figure 10 shows the state of the DAC and ADC outputs during and after the reset sequence.

## EXTERNAL RESET

The PCM3000 and PCM3001 include a reset input, RSTB (pin 28). As shown in Figure 8, the external reset signal must drive RSTB low for a minimum of 40 nanoseconds while system clock is active in order to initiate the reset sequence. Initialization starts on the rising edge of RSTB, and requires 1024 system clock cycles for completion. Figure 10 shows the state of the DAC and ADC outputs during and after the reset sequence.




FIGURE 7. Internal Power-On Reset Timing.




FIGURE 8. External Forced Reset Timing.




FIGURE 9. Control Data Input Format.

## SYNCHRONIZATION WITH THE DIGITAL AUDIO SYSTEM

PCM3000/3001 operates with LRCIN synchronized to the system clock. The CODEC does not require any specific phase relationship between LRCIN and the system clock, but there must be synchronization. If the synchronization between the system clock and LRCIN changes more than 6 bit clocks (BCKIN) during one sample (LRCIN) period because of phase jitter on LRCIN, internal operation of the DAC will stop within  $1/f_s$ , and the analog output will be forced to bipolar zero ( $V_{CC}/2$ ) until the system clock is re-synchronized

to LRCIN. Internal operation of the ADC will also stop with  $1/f_s$ , and the digital output codes will be set to bipolar zero until re-synchronization occurs. If LRCIN is synchronized with 5 or less bit clocks to the system clock, operation will be normal.

Figure 11 illustrates the effects on the output when synchronization is lost. Before the outputs are forced to bipolar zero ( $<1/f_s$  seconds), the outputs are not defined and some noise may occur. During the transitions between normal data and undefined states, the output has discontinuities, which will cause output noise.




FIGURE 10. DAC Output and ADC Output for Reset and Power-Down.




FIGURE 11. DAC Output and ADC Output When Synchronization is Lost.

# OPERATIONAL CONTROL

PCM3000 can be controlled in a software mode with a three-wire serial interface on MC (Pin 25), MD (Pin 26), and ML (

(Pin 27). Table II indicates selectable functions, and Figures 9 and 12 illustrate control data input format and timing. The PCM3001 only allows for control of data format.

FUNCTION	ADC/DAC	DEFAULT (PCM3000)
Audio Data Format (7 Selectable Formats)	ADC/DAC	DAC: 16-bit, MSB-first, Right-Justified ADC: 16-bit, MSB-first, Left-Justified Left/Right = High/Low
LRCIN Polarity	ADC/DAC	OFF
Loop Back Control	ADC/DAC	0dB
Left Channel Attenuation	DAC	0dB
Right Channel Attenuation	DAC	Left Channel and Right Channel = Individual Control
Attenuation Control	DAC	OFF
Infinite Zero Detection	DAC	Output Enabled
DAC Output Control	DAC	OFF
Soft Mute Control	DAC	OFF
De-emphasis (OFF, 32kHz, 44.1kHz, 48kHz)	DAC	OFF
Power Down Control	ADC	OFF
High Pass Filter Operation	ADC	ON

TABLE II. Selectable Functions.




FIGURE 12. Control Data Input Timing.

## MAPPING OF PROGRAM REGISTERS

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
REGISTER 0	res	res	res	res	res	A1	A0	LDL	AL7	AL6	AL5	AL4	AL3	AL2	AL1	AL0
REGISTER 1	res	res	res	res	res	A1	A0	LDR	AR7	AR6	AR5	AR4	AR3	AR2	AR1	AR0
REGISTER 2	res	res	res	res	res	A1	A0	PDWN	BYPS	res	ATC	IZD	OUT	DM1	DM0	MUT
REGISTER 3	res	res	res	res	res	A1	A0	res	res	res	LOP	FMT2	FMT1	FMT0	LRP	res



# PROGRAM REGISTER (PCM3000)

The software mode allows the user to control special functions. PCM3000's special functions are controlled using four program registers which are 16 bits long. There are four distinct registers, with bits 9 and 10 determining which register is in use. Table III describes the functions of the four registers.

REGISTER NAME	BIT NAME	DESCRIPTION
Register 0	A (1:0) res LDL AL (7:0)	Register Address "00" Reserved, should be set to "0" DAC Attenuation Data Load Control for Lch Attenuation Data for Lch
Register 1	A (1:0) res LDR AR (7:0)	Register Address "01" Reserved, should be set to "0" DAC Attenuation Data Load Control for Rch DAC Attenuation for Rch
Register 2	A (1:0) res PDWN BYP5 ATC IZD OUT DEM (1:0) MUT	Register Address "10" Reserved, should be set to "0" ADC Power Down Control ADC High-Pass Filter Operation Control DAC Attenuation Data Mode Control DAC Infinite Zero Detection Circuit Control DAC Output Enable Control DAC De-emphasis Control Lch and Rch Soft Mute Control
Register 3	A (1:0) res LOP FMT (2:0) LRP	Register Address "11" Reserved, should be set to "0" ADC/DAC Analog Loop-back Control ADC/DAC Audio Data Format Selection ADC/DAC Polarity of LR-clock Selection

TABLE III. Functions of the Registers.

## PROGRAM REGISTER 0

A (1:0): Bit 10, 9 Register Address

These bits define the address for REGISTER 0:

A1	A0	
0	0	Register 0

res: Bit 11 : 15 Reserved

These bits are reserved and should be set to "0".

LDL: Bit 8 DAC Attenuation Data Load Control for Left Channel

This bit is used to simultaneously set analog outputs of the left and right channels. The output level is controlled by AL (7:0) attenuation data when this bit is set to "1". When set to "0", the new attenuation data will be stored into a register, and the output level will remain at the previous attenuation level. The LDR bit in REGISTER 1 has the equivalent function as LDL. When either LDL or LDR is set to "1", the output level of the left and right channels are simultaneously controlled.

AL (7:0): Bit 7 : 0 DAC Attenuation Data for Left Channel

AL7 and AL0 are MSB and LSB, respectively. The attenuation level (ATT) is given by:

$$ATT = 20 \times \log_{10} (ATT \text{ data}/256) \text{ (dB)}$$

AL (7:0)	ATTENUATION LEVEL
00h	−∞dB (Mute)
01h	−48.16dB
:	:
FEh	−0.07dB
FFh	0dB (default)

## PROGRAM REGISTER 1

A (1:0): Register Address

These bits define the address for REGISTER 1:

A1	A0	
0	1	Register 1

res: Bit 15 : 11 Reserved

These bits are reserved and should be set to "0".

LDR: Bit 8 DAC Attenuation Data Load Control for Right Channel

This bit is used to simultaneously set analog outputs of the left and right channels. The output level is controlled by AR (7:0) attenuation data when this bit is set to "1". When set to "0", the new attenuation data will be stored into a register, and the output level will remain at the previous attenuation level. The LDL bit in REGISTER 0 has the equivalent function as LDR. When either LDL or LDR is set to "1", the output level of the left and right channels are simultaneously controlled.

AR (7:0): Bit 7 : 0 DAC Attenuation Data for Right Channel

AR7 and AR0 are MSB and LSB respectively. See REGISTER 0 for the attenuation formula.

## PROGRAM REGISTER 2

A (1:0): Bit 10, 9 Register Address

These bits define the address for REGISTER 2:

A1	A0	
1	0	Register 2

res: Bit 15:11, 6 Reserved

These bits are reserved and should be set to "0".

PDWN: Bit 8 ADC Power-Down Control

This bit places the ADC section in a power-down mode, forcing the output data to all zeroes. This has no effect on the DAC section.

PDWN	
0	Power Down Mode Disabled (default)
1	Power Down Mode Enabled

**BYPS:** Bit 7 ADC High-Pass Filter Bypass Control

This bit determines enables or disables the high-pass filter for the ADC.

BYPS	
0	High-Pass Filter Enabled (default)
1	High-Pass Filter Disabled (bypassed)

**ATC:** Bit 5 DAC Attenuation Channel Control

When set to “1”, the REGISTER 0 attenuation data can be used for both DAC channels. In this case, the REGISTER 1 attenuation data is ignored.

ATC	
0	Individual Channel Attenuation Data Control (default)
1	Common Channel Attenuation Data Control

**IZD:** Bit 4 DAC Infinite Zero Detection Circuit Control

This bit enables the Infinite Zero Detection Circuit in PCM3000. When enabled, this circuit will disconnect the analog output amplifier from the delta-sigma DAC when the input is continuously zero for 65,536 consecutive cycles of BCKIN.

IZD	
0	Infinite Zero Detection Disabled (default)
1	Infinite Zero Detection Enabled

**OUT:** Bit 3 DAC Output Enable Control

When set to “1”, the outputs are forced to  $V_{CC}/2$  (bipolar zero). In this case, all registers in PCM3000 hold the present data. Therefore, when set to “0”, the outputs return to the previous programmed state.

OUT	
0	DAC Outputs Enabled (default normal operation)
1	DAC Outputs Disabled (forced to BPZ)

**DM (1:0):** Bit 2,1 DAC De-emphasis Control

These bits select the de-emphasis mode as shown below:

DM1	DM0	
0	0	De-emphasis OFF (default)
0	1	De-emphasis 48kHz ON
1	0	De-emphasis 44.1kHz ON
1	1	De-emphasis 32kHz ON

**MUT:** Bit 0 DAC Soft Mute Control

When set to “1”, both left and right-channel DAC outputs are muted at the same time. This muting is done by attenuating the data in the digital filter, so there is no audible click noise when soft mute is turned on.

MUT	
0	Mute Disable (default)
1	Mute Enable

## PROGRAM REGISTER 3

**A (1:0):** Bit 10, 9 Register Address

These bits define the address for REGISTER 3:

A1	A0	
1	1	Register 3

**res:** Bit 15:11, 8:6, 0 Reserved

These bits are reserved, and should be set to “0”.

**FMT (2:0)** Bit 4:2 Audio Data Format Select

These bits determine the input and output audio data formats. (default: FMT [2:0] = 000<sub>H</sub>)

FMT2	FMT1	FMT0	DAC Data Format	ADC Data Format
0	0	0	16-bit, MSB-first, Right-justified	16-bit, MSB-first, Left-justified
0	0	1	18-bit, MSB-first, Right-justified	18-bit, MSB-first, Left-justified
0	1	0	16-bit, MSB-first, Right-justified	16-bit, MSB-first, Right-justified
0	1	1	18-bit, MSB-first, Right-justified	18-bit, MSB-first, Right-justified
1	0	0	16-/18-bit, MSB-first, Left-justified	18-bit, MSB-first, Left-justified
1	0	1	16-/18-bit, MSB-first, I <sup>2</sup> S	18-bit, MSB-first, I <sup>2</sup> S
1	1	0	16-bit, MSB-first, DSP-frame	16-bit, MSB-first, DSP-frame
1	1	1	Reserved	Reserved

**LOP:** Bit 5 ADC to DAC Loop-back Control

When this bit is set to “1”, the ADC’s audio data is sent directly to the DAC. The data format will default to I<sup>2</sup>S. In Format 6 (DSP Frame), Loop-back is not supported.

LOP	
0	Loop-back Disable (default)
1	Loop-back Enable

**LRP:** Bit 1 Polarity of LRCIN Applies only to Formats 0 through 4.

LRP	
0	Left-Channel is “H”, Right-Channel is “L”. (default)
1	Left-Channel is “L”, Right-Channel is “H”.

## PCM3001 DATA FORMAT CONTROL

The input and output data formats are controlled by pins 27 (FMT0), 26 (FMT1), and 25 (FMT2). Set these pins to the same values shown for the bit-mapped PCM3000 controls in PROGRAM REGISTER 3.




FIGURE 13. Typical Connection Diagram for PCM3000/3001.

## APPLICATION AND LAYOUT CONSIDERATIONS

### POWER SUPPLY BYPASSING

The digital and analog power supply lines to PCM3000/3001 should be bypassed to the corresponding ground pins with both 0.1µF ceramic and 10µF tantalum capacitors as close to the device pins as possible. Although PCM3000/3001 has three power supply lines to optimize dynamic performance, the use of one common power supply is generally recommended to avoid unexpected latch-up or pop noise due to power supply sequencing problems. If separate power supplies are used, back-to-back diodes are recommended to avoid latch-up problems.

### GROUNDING

In order to optimize dynamic performance of PCM3000/3001, the analog and digital grounds are not internally connected. PCM3000/3001 performance is optimized with a single ground plane for all returns. It is recommended to tie all PCM3000/3001 ground pins with low impedance connections to the analog ground plane. PCM3000/3001 should reside entirely over this plane to avoid coupling high frequency digital switching noise into the analog ground plane.

### VOLTAGE INPUT PINS

A tantalum or aluminum electrolytic capacitor, between 2.2µF and 10µF, is recommended as an AC-coupling capacitor at the inputs. Combined with the 15kΩ characteristic input impedance, a 2.2µF coupling capacitor will establish a 4.8Hz cutoff frequency for blocking DC. The input voltage range can be increased by adding a series resistor on the analog input line. This series resistor, when combined with the 15kΩ input impedance, creates a voltage divider and enables larger input ranges.

### V<sub>REF</sub> INPUTS

A 4.7µF to 10µF tantalum capacitor is recommended between V<sub>REFL</sub>, V<sub>REFR</sub>, and AGND to ensure low source impedance for the ADC's references. These capacitors should be located as close as possible to the reference pins to reduce dynamic errors on the ADC reference.

### C<sub>INP</sub> AND C<sub>INN</sub> INPUTS

A 470pF to 1000pF film or NPO ceramic capacitor is recommended between C<sub>INPL</sub> and C<sub>INNL</sub>, C<sub>INPR</sub>, and C<sub>INN</sub>R to create an anti-alias filter, which will have an 170kHz to 80kHz cut-off frequency. These capacitors should be located as close as possible to the C<sub>INP</sub> and C<sub>INN</sub> pins to avoid introducing undesirable noise or dynamic errors into the delta-sigma modulator.

## VCOM INPUTS

A 4.7 $\mu$ F to 10 $\mu$ F tantalum capacitor is recommended between VCOM and AGND to ensure low source impedance of the DAC output common. This capacitor should be located as close as possible to the VCOM pin to reduce dynamic errors on the DAC common.

## SYSTEM CLOCK

The quality of the system clock can influence dynamic performance of both the ADC and DAC in the PCM3000/3001. The duty cycle, jitter, and threshold voltage at the system clock input pin must be carefully managed. When power is supplied to the part, the system clock, bit clock (BCKIN) and a word clock (LCRIN) should also be supplied simultaneously. Failure to supply the audio clocks will result in a power dissipation increase of up to three times normal dissipation and may degrade long term reliability if the maximum power dissipation limit is exceeded.

# THEORY OF OPERATION

## ADC SECTION

The PCM3000/3001 ADC consists of a bandgap reference, a stereo single-to-differential converter, a fully differential 5th-order delta-sigma modulator, a decimation filter (including digital high pass), and a serial interface circuit. The Block Diagram in this data sheet illustrates the architecture of the ADC section, Figure 1 shows the single-to-differential converter, and Figure 14 illustrates the architecture of the 5th-order delta-sigma modulator and transfer functions.

An internal high precision reference with two external capacitors provides all reference voltages which are required by the ADC, which defines the full scale range for the converter. The internal single-to-differential voltage converter saves the space and extra parts needed for external circuitry required by many delta-sigma converters. The internal full differential signal processing architecture provides a wide dynamic range and excellent power supply rejection performance.

The input signal is sampled at 64X oversampling rate, eliminating the need for a sample-and-hold circuit, and simplifying anti-alias filtering requirements. The 5th-order delta-sigma noise shaper consists of five integrators which use a switched-capacitor topology, a comparator and a feedback loop consisting of a one-bit DAC. The delta-sigma modulator shapes the quantization noise, shifting it out of the audio band in the frequency domain. The high order of the modulator enables it to randomize the modulator outputs, reducing idle tone levels.

The 64f<sub>s</sub> one-bit data stream from the modulator is converted to 1f<sub>s</sub> 18-bit data words by the decimation filter, which also acts as a low pass filter to remove the shaped quantization noise. The DC components are removed by a high pass filter function contained within the decimation filter.

# THEORY OF OPERATION

## DAC SECTION

The delta-sigma DAC section of PCM3000/3001 is based on a 5-level amplitude quantizer and a 3rd-order noise shaper. This section converts the oversampled input data to 5-level delta-sigma format. A block diagram of the 5-level delta-sigma modulator is shown in Figure 15. This 5-level delta-sigma modulator has the advantage of improved stability and reduced clock jitter sensitivity over the typical one-bit (2 level) delta-sigma modulator.

The combined oversampling rate of the delta-sigma modulator and the internal 8X interpolation filter is 64f<sub>s</sub> for a 256f<sub>s</sub> system clock. The theoretical quantization noise performance of the 5-level delta-sigma modulator is shown in Figure 16.






FIGURE 14. Simplified 5th-Order Delta-Sigma Modulator.




FIGURE 15. 5-Level  $\Delta\Sigma$  Modulator Block Diagram.




FIGURE 16. Quantization Noise Spectrum.