



# PALCE22V10Z Family

Zero-Power 24-Pin EE CMOS Versatile PAL Device

## DISTINCTIVE CHARACTERISTICS

- Zero-power CMOS technology
  - 15  $\mu$ A standby current
  - As fast as 15 ns first-access propagation delay and 50 MHz  $f_{MAX}$  (external)
- Unused product term disable for reduced power consumption
- Available in Industrial operating range
  - $T_C = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
  - $V_{CC} = +4.5\text{ V}$  to  $+5.5\text{ V}$
- HC- and HCT-compatible inputs and outputs
- Electrically-erasable technology provides reconfigurable logic and full testability
- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions
- Global asynchronous reset and synchronous preset for initialization
- Power-up reset for initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP and 28-pin PLCC packages save space

## GENERAL DESCRIPTION

The PALCE22V10Z is an advanced PAL device built with zero-power, high-speed, electrically-erasable CMOS technology. It provides user-programmable logic for replacing conventional zero-power CMOS SSI/MSI gates and flip-flops at a reduced chip count.

The PALCE22V10Z provides zero standby power and high speed. At 15  $\mu$ A maximum standby current, the PALCE22V10Z allows battery powered operation for an extended period.


The ZPAL<sup>TM</sup> device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds

the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active high or active low. The output configuration is determined by two bits controlling two multiplexers in each macrocell.

AMD's FusionPLD program allows PALCE22V10Z designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the Software Reference Guide to PLD Compilers for certified development systems, and the Programmer Reference Guide for approved programmers.

## BLOCK DIAGRAM




15700D-1

## CONNECTION DIAGRAMS


### Top View

#### SKINNYDIP/SOIC



15700D-2

#### PLCC



15700D-3

### Note:

Pin 1 is marked for orientation.


## PIN DESCRIPTION

CLK = Clock  
GND = Ground  
I = Input  
I/O = Input/Output  
NC = No Connect  
Vcc = Supply Voltage

## ORDERING INFORMATION

### Commercial and Industrial Products

AMD programmable logic products for commercial and industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of these elements:



| Valid Combinations |                           |
|--------------------|---------------------------|
| PALCE22V10Z-15     | PI, JI, SI,               |
| PALCE22V10Z-25     | PC, JC, SC,<br>PI, JI, SI |

#### Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The PALCE22V10Z is the zero-power version of the PALCE22V10. It has all the architectural features of the PALCE22V10. In addition, the PALCE22V10Z has zero standby power and unused product term disable.

The PALCE22V10Z allows the systems engineer to implement the design on-chip, by programming EE cells to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.

The PALCE22V10Z has 12 inputs and 10 I/O macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 2). The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits  $S_0$ – $S_1$ . Multiplexer controls are connected to ground (0) through a programmable bit, selecting the "0" path through the multiplexer. Erasing the bit disconnects the control line from GND and it floats to  $V_{cc}$  (1), selecting the "1" path.

The device is produced with a EE cell link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern.

### Variable Input/Output Pin Ratio


The PALCE22V10Z has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to  $V_{cc}$  or GND.

### Registered Output Configuration

Each macrocell of the PALCE22V10Z includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ( $S_1 = 0$ ), the array feedback is from Q of the flip-flop.


### Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop ( $S_1 = 1$ ). In the combinatorial configuration the feedback is from the pin.



15700D-4

Figure 1. Output Logic Macrocell



15700D-5

Figure 2. Macrocell Configuration Options

### Programmable Three-State Outputs

Each output has a three-state output buffer with three-state control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

### Programmable Output Polarity

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit  $S_0$  in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high ( $S_0 = 1$ ).

### Preset/Reset

For initialization, the PALCE22V10Z has additional Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

### Zero-Standby Power Mode

The PALCE22V10Z features a zero-standby power mode. When none of the inputs switch for an extended period (typically 50 ns), the PALCE22V10Z will go into standby mode, shutting down most of its internal circuitry. The current will go to almost zero ( $I_{cc} < 15 \mu A$ ). The outputs will maintain the states held before the device went into the standby mode.

When any input switches, the internal circuitry is fully enabled and power consumption returns to normal. This feature results in considerable power savings for operation at low to medium frequencies. This savings is illustrated in the Icc vs. frequency graph.

### Product-Term Disable

On a programmed PALCE22V10Z, any product terms that are not used are disabled. Power is cut off from these product terms so that they do not draw current. As shown in the Icc vs. frequency graph, product-term disabling results in considerable power savings. This savings is greater at the higher frequencies.

Further hints on minimizing power consumption can be found in the Application Note "Minimizing Power Consumption with Zero-Power PLDs."

### Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PALCE22V10Z will depend on the programmed output polarity. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

### Register Preload

The registers on the PALCE22V10Z can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

### Security Bit

After programming and verification, a PALCE22V10Z design can be secured by programming the security EE bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security bit is programmed, the array will read as if every bit is erased, and preload will be disabled.

The bit can only be erased in conjunction with erasure of the entire pattern.

### Programming and Erasing

The PALCE22V10Z can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

### Quality and Testability


The PALCE22V10Z offers a very high level of built-in quality.

The erasability of the CMOS PALCE22V10Z allows direct testing of the device array to guarantee 100% programming and functional yields.

### Technology

The high-speed PALCE22V10Z is fabricated with AMD's advanced electrically-erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with HC and HCT devices. This technology provides strong input-clamp diodes, output slew-rate control, and a grounded substrate for clean switching.

# LOGIC DIAGRAM SKINNYDIP (PLCC) Pinouts



15700C-6

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
Ambient Temperature with  
Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
Supply Voltage with Respect  
to Ground .....  $-0.5\text{ V}$  to  $+7.0\text{ V}$   
DC Input Voltage .....  $-0.5\text{ V}$  to  $V_{\text{CC}} + 0.5\text{ V}$   
DC Output or I/O Pin  
Voltage .....  $-0.5\text{ V}$  to  $V_{\text{CC}} + 0.5\text{ V}$   
Static Discharge Voltage .....  $2001\text{ V}$   
Latchup Current ( $T_{\text{C}} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ) ....  $100\text{ mA}$

*Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.*

## OPERATING RANGES

### Industrial (I) Devices

Operating Case  
Temperature ( $T_{\text{C}}$ ) .....  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$   
Supply Voltage ( $V_{\text{CC}}$ ) with  
Respect to Ground .....  $+4.5\text{ V}$  to  $+5.5\text{ V}$

*Operating Ranges define those limits between which the functionality of the device is guaranteed.*

## DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description                 | Test Conditions  | Min                                     | Max                   | Unit          |
|------------------|---------------------------------------|--|---|-----------------------|---------------|
| VOH              | Output HIGH Voltage                   | $V_{\text{IN}} = V_{\text{IH}}$ or $V_{\text{IL}}$<br>$V_{\text{CC}} = \text{Min}$   | $I_{\text{OH}} = 6\text{ mA}$           | 3.84                  | V             |
|                  |                                       |  | $I_{\text{OH}} = 20\text{ }\mu\text{A}$ | $V_{\text{CC}} - 0.1$ | V             |
| VOL              | Output LOW Voltage                    | $V_{\text{IN}} = V_{\text{IH}}$ or $V_{\text{IL}}$<br>$V_{\text{CC}} = \text{Min}$   | $I_{\text{OL}} = 16\text{ mA}$          | 0.5                   | V             |
|                  |                                       |  | $I_{\text{OL}} = 6\text{ mA}$           | 0.33                  | V             |
|                  |                                       |  | $I_{\text{OL}} = 20\text{ }\mu\text{A}$ | 0.1                   | V             |
| VIH              | Input HIGH Voltage                    | Guaranteed Input Logical HIGH Voltage for all Inputs (Notes 1, 2)  | 2.0                                     |                       | V             |
| VIL              | Input LOW Voltage                     | Guaranteed Input Logical LOW Voltage for all Inputs (Notes 1, 2)   |   | 0.9                   | V             |
| IiH              | Input HIGH Leakage Current            | $V_{\text{IN}} = V_{\text{CC}}$ , $V_{\text{CC}} = \text{Max}$ (Note 3)  |   | 10                    | $\mu\text{A}$ |
| IiL              | Input LOW Leakage Current             | $V_{\text{IN}} = 0\text{ V}$ , $V_{\text{CC}} = \text{Max}$ (Note 3)   |   | -10                   | $\mu\text{A}$ |
| IoZH             | Off-State Output Leakage Current HIGH | $V_{\text{OUT}} = V_{\text{CC}}$ , $V_{\text{CC}} = \text{Max}$<br>$V_{\text{IN}} = V_{\text{IH}}$ or $V_{\text{IL}}$ (Note 3) |   | 10                    | $\mu\text{A}$ |
| IoZL             | Off-State Output Leakage Current LOW  | $V_{\text{OUT}} = 0\text{ V}$ , $V_{\text{CC}} = \text{Max}$<br>$V_{\text{IN}} = V_{\text{IH}}$ or $V_{\text{IL}}$ (Note 3)    |   | -10                   | $\mu\text{A}$ |
| Isc              | Output Short-Circuit Current          | $V_{\text{OUT}} = 0.5\text{ V}$ , $V_{\text{CC}} = \text{Max}$ (Note 4)  | -30                                     | -150                  | mA            |
| Icc              | Supply Current                        | Outputs Open ( $I_{\text{OUT}} = 0\text{ mA}$ )<br>$V_{\text{CC}} = \text{Max}$  | $f = 0\text{ MHz}$                      | 15                    | $\mu\text{A}$ |
|                  |                                       |  | $f = 15\text{ MHz}$                     | 90                    | mA            |

### Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. Represents the worst case of HC and HCT standards, allowing compatibility with either.
3. I/O pin leakage is the worst case of  $I_{\text{iL}}$  and  $I_{\text{oZL}}$  (or  $I_{\text{iH}}$  and  $I_{\text{oZH}}$ ).
4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.  
 $V_{\text{OUT}} = 0.5\text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.



**CAPACITANCE (Note 1)**

| Parameter Symbol | Parameter Description | Test Condition           |   | Typ | Unit |
|------------------|-----------------------|--------------------------|---|-----|------|
| C <sub>IN</sub>  | Input Capacitance     | V <sub>IN</sub> = 2.0 V  | V <sub>CC</sub> = 5.0 V<br>T <sub>A</sub> = 25°C<br>f = 1 MHz | 5   | pF   |
| C <sub>OUT</sub> | Output Capacitance    | V <sub>OUT</sub> = 2.0 V |   | 8   |      |

**Note:**

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

**SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)**

| Parameter Symbol | Parameter Description                              |                                       | Min                                    | Max  | Unit |
|------------------|--|---------------------------------------|--|------|------|
| t <sub>PD</sub>  | Input or Feedback to Combinatorial Output          |                                       |  | 15   | ns   |
| t <sub>s</sub>   | Setup Time from Input, Feedback or SP to Clock     |                                       | 10                                     |      | ns   |
| t <sub>H</sub>   | Hold Time  |                                       | 0                                      |      | ns   |
| t <sub>CO</sub>  | Clock to Output                                    |                                       |  | 10   | ns   |
| t <sub>AR</sub>  | Asynchronous Reset to Registered Output            |                                       |  | 20   | ns   |
| t <sub>ARW</sub> | Asynchronous Reset Width                           |                                       | 15                                     |      | ns   |
| t <sub>ARR</sub> | Asynchronous Reset Recovery Time                   |                                       | 10                                     |      | ns   |
| t <sub>SPR</sub> | Synchronous Preset Recovery Time                   |                                       | 10                                     |      | ns   |
| t <sub>WL</sub>  | Clock Width  | LOW                                   | 8                                      |      | ns   |
| t <sub>WH</sub>  |  | HIGH                                  | 8                                      |      | ns   |
| f <sub>MAX</sub> | Maximum Frequency (Note 3)                         | External Feedback                     | 1/(t <sub>s</sub> + t <sub>CO</sub> )  | 50   | MHz  |
|                  |  | Internal Feedback (f <sub>CNT</sub> ) |  | 58.8 | MHz  |
|                  |  | No Feedback                           | 1/(t <sub>WH</sub> + t <sub>WL</sub> ) | 62.5 | MHz  |
| t <sub>EA</sub>  | Input to Output Enable Using Product Term Control  |                                       |  | 15   | ns   |
| t <sub>ER</sub>  | Input to Output Disable Using Product Term Control |                                       |  | 15   | ns   |

**Notes:**

2. See Switching Test Circuit for test conditions.
3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65°C to +150°C  
Ambient Temperature with  
Power Applied ..... -55°C to +125°C  
Supply Voltage with Respect  
to Ground ..... -0.5 V to +7.0 V  
DC Input Voltage ..... -0.5 V to  $V_{CC} + 0.5$  V  
DC Output or I/O Pin  
Voltage ..... -0.5 V to  $V_{CC} + 0.5$  V  
Static Discharge Voltage ..... 2001 V  
Latchup Current ( $T_C = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ) .... 100 mA  
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

### Commercial (C) Devices

Ambient Temperature ( $T_A$ ) ..... 0°C to +75°C

Supply Voltage ( $V_{CC}$ ) with  
Respect to Ground ..... +4.75 V to +5.25 V

### Industrial (I) Devices

Operating Case

Temperature ( $T_C$ ) ..... -40°C to +85°C

Supply Voltage ( $V_{CC}$ ) with  
Respect to Ground ..... +4.5 V to +5.5 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL and INDUSTRIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description                 | Test Conditions  |                       | Min            | Max  | Unit    |
|------------------|---------------------------------------|--|-----------------------|----------------|------|---------|
| $V_{OH}$         | Output HIGH Voltage                   | $V_{IN} = V_{IH}$ or $V_{IL}$<br>$V_{CC} = \text{Min}$                               | $I_{OH} = 6$ mA       | 3.84           |      | V       |
|                  |                                       |  | $I_{OH} = 20$ $\mu$ A | $V_{CC} - 0.1$ |      | V       |
| $V_{OL}$         | Output LOW Voltage                    | $V_{IN} = V_{IH}$ or $V_{IL}$<br>$V_{CC} = \text{Min}$                               | $I_{OL} = 16$ mA      |                | 0.5  | V       |
|                  |                                       |  | $I_{OL} = 6$ mA       |                | 0.33 | V       |
|                  |                                       |  | $I_{OL} = 20$ $\mu$ A |                | 0.1  | V       |
| $V_{IH}$         | Input HIGH Voltage                    | Guaranteed Input Logical HIGH Voltage for all Inputs (Notes 1, 2)                    |                       | 2.0            |      | V       |
| $V_{IL}$         | Input LOW Voltage                     | Guaranteed Input Logical LOW Voltage for all Inputs (Notes 1, 2)                     |                       |                | 0.9  | V       |
| $I_{IH}$         | Input HIGH Leakage Current            | $V_{IN} = V_{CC}$ , $V_{CC} = \text{Max}$ (Note 3)                                   |                       |                | 10   | $\mu$ A |
| $I_{IL}$         | Input LOW Leakage Current             | $V_{IN} = 0$ V, $V_{CC} = \text{Max}$ (Note 3)                                       |                       |                | -10  | $\mu$ A |
| $I_{OZH}$        | Off-State Output Leakage Current HIGH | $V_{OUT} = V_{CC}$ , $V_{CC} = \text{Max}$<br>$V_{IN} = V_{IH}$ or $V_{IL}$ (Note 3) |                       |                | 10   | $\mu$ A |
| $I_{OLZ}$        | Off-State Output Leakage Current LOW  | $V_{OUT} = 0$ V, $V_{CC} = \text{Max}$<br>$V_{IN} = V_{IH}$ or $V_{IL}$ (Note 3)     |                       |                | -10  | $\mu$ A |
| $I_{SC}$         | Output Short-Circuit Current          | $V_{OUT} = 0.5$ V, $V_{CC} = \text{Max}$ (Note 4)                                    |                       | -5             | -150 | mA      |
| $I_{CC}$         | Supply Current                        | Outputs Open ( $I_{OUT} = 0$ mA)<br>$V_{CC} = \text{Max}$                            | $f = 0$ MHz           |                | 30   | $\mu$ A |
|                  |                                       |  | $f = 15$ MHz          |                | 120  | mA      |

### Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2. Represents the worst case of HC and HCT standards, allowing compatibility with either.
3. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OLZ}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.  
 $V_{OUT} = 0.5$  V has been chosen to avoid test problems caused by tester ground degradation.

**CAPACITANCE (Note 1)**

| Parameter Symbol | Parameter Description | Test Condition           |   | Typ | Unit |
|------------------|-----------------------|--------------------------|---|-----|------|
| C <sub>IN</sub>  | Input Capacitance     | V <sub>IN</sub> = 2.0 V  | V <sub>CC</sub> = 5.0 V<br>T <sub>A</sub> = 25°C<br>f = 1 MHz | 5   | pF   |
| C <sub>OUT</sub> | Output Capacitance    | V <sub>OUT</sub> = 2.0 V |   | 8   |      |

**Note:**

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


**SWITCHING CHARACTERISTICS over COMMERCIAL and INDUSTRIAL operating ranges (Note 2)**

| Parameter Symbol | Parameter Description                              |   | Min  | Max | Unit |
|------------------|--|---|------|-----|------|
| t <sub>PD</sub>  | Input or Feedback to Combinatorial Output (Note 3) |   |      | 25  | ns   |
| t <sub>S</sub>   | Setup Time from Input, Feedback or SP to Clock     |   | 15   |     | ns   |
| t <sub>H</sub>   | Hold Time  |   | 0    |     | ns   |
| t <sub>CO</sub>  | Clock to Output                                    |   |      | 15  | ns   |
| t <sub>AR</sub>  | Asynchronous Reset to Registered Output            |   |      | 25  | ns   |
| t <sub>ARW</sub> | Asynchronous Reset Width                           |   | 25   |     | ns   |
| t <sub>ARR</sub> | Asynchronous Reset Recovery Time                   |   | 25   |     | ns   |
| t <sub>SPR</sub> | Synchronous Preset Recovery Time                   |   | 25   |     | ns   |
| t <sub>WL</sub>  | Clock Width  | LOW   | 10   |     | ns   |
| t <sub>WH</sub>  |  | HIGH  | 10   |     | ns   |
| f <sub>MAX</sub> | Maximum Frequency (Note 4)                         | External Feedback      1/(t <sub>S</sub> + t <sub>CO</sub> )    | 33.3 |     | MHz  |
|                  |  | Internal Feedback (f <sub>INT</sub> )                           | 35.7 |     | MHz  |
|                  |  | No Feedback              1/(t <sub>WH</sub> + t <sub>WL</sub> ) | 50   |     | MHz  |
| t <sub>EA</sub>  | Input to Output Enable Using Product Term Control  |   |      | 25  | ns   |
| t <sub>ER</sub>  | Input to Output Disable Using Product Term Control |   |      | 25  | ns   |


**Notes:**

2. See Switching Test Circuit for test conditions.
3. This parameter is tested in Standby Mode. When the device is not in Standby Mode, the t<sub>PD</sub> will typically be 5 ns faster.
4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.


## SWITCHING WAVEFORMS




**Combinatorial Output**




**Registered Output**




**Clock Width**



**Input to Output Disable/Enable**



**Asynchronous Reset**








**Synchronous Preset**

### Notes:


1.  $V_T = 1.5\text{ V}$  for input signals and  $V_{CC}/2$  for output signals.
2. Input pulse amplitude 0 V to 3.0 V.
3. Input rise and fall times 2 ns–5 ns typical.

## KEY TO SWITCHING WAVEFORMS

| WAVEFORM  | INPUTS                           | OUTPUTS                                   |
|---|----------------------------------|---|
|  | Must be Steady                   | Will be Steady                            |
|  | May Change from H to L           | Will be Changing from H to L              |
|  | May Change from L to H           | Will be Changing from L to H              |
|  | Don't Care, Any Change Permitted | Changing, State Unknown                   |
|  | Does Not Apply                   | Center Line is High-Impedance "Off" State |

KS000010-PAL

## SWITCHING TEST CIRCUIT




15700D-13

| Specification                     | S <sub>1</sub>               | S <sub>2</sub>               | C <sub>L</sub> | R <sub>1</sub> | R <sub>2</sub> | Measured Output Value  |
|-----------------------------------|------------------------------|------------------------------|----------------|----------------|----------------|--|
| t <sub>PD</sub> , t <sub>CO</sub> | Closed                       | Closed                       | 30 pF          | 820 Ω          | 820 Ω          | V <sub>CC</sub> /2   |
| t <sub>EA</sub>                   | Z → H: Open<br>Z → L: Closed | Z → H: Closed<br>Z → L: Open |                |                |                | V <sub>CC</sub> /2   |
| t <sub>ER</sub>                   | H → Z: Open<br>L → Z: Closed | H → Z: Closed<br>L → Z: Open | 5 pF           |                |                | H → Z: V <sub>OH</sub> - 0.5 V<br>L → Z: V <sub>OL</sub> + 0.5 V |

**TYPICAL  $I_{CC}$  CHARACTERISTICS FOR THE PALCE22V10Z-15**


$V_{CC} = 5.0\text{ V}$ ,  $T_A = 25^\circ\text{C}$



\*Percent of product terms used.

15700D-14

**$I_{CC}$  vs. Frequency  
Graph for the PALCE22V10Z-15**

**TYPICAL  $I_{CC}$  CHARACTERISTICS FOR THE PALCE22V10Z-25** $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ 

\*Percent of product terms used.

15700D-15

**$I_{CC}$  vs. Frequency  
Graph for the PALCE22V10Z-25**

## ENDURANCE CHARACTERISTICS

The PALCE22V10Z is manufactured using AMD's advanced Electrically Erasable process. This technology

uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed—a feature which allows 100% testing at the factory.

### Endurance Characteristics


| Symbol | Parameter                       | Test Conditions               | Min | Unit   |
|--------|---------------------------------|-------------------------------|-----|--------|
| tDR    | Min Pattern Data Retention Time | Max Storage Temperature       | 10  | Years  |
|        |                                 | Max Operating Temperature     | 20  | Years  |
| N      | Min Reprogramming Cycles        | Normal Programming Conditions | 100 | Cycles |

## ROBUSTNESS FEATURES


The PALCE22V10Z has some unique features that make it extremely robust, especially when operating in high speed design environments. Input clamping circuitry limits negative overshoot, eliminating the

possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns.

## INPUT/OUTPUT EQUIVALENT SCHEMATICS



Typical Input



Typical Output

15700D-16




## POWER-UP RESET FOR THE PALCE22V10Z FAMILY

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways  $V_{CC}$  can rise to its steady state, four conditions are required to ensure a valid power-up reset. These conditions are:

- The supply voltage prior to the  $V_{CC}$  rise must not exceed  $V_{CC\ off}$ .
- The  $V_{CC}$  rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.
- If inputs are not switching at the time of power-up, an input transition must take place to assure proper data is set-up in registers or to outputs.

| Parameter Symbol    | Parameter Description            | Max                           | Unit |
|---------------------|----------------------------------|-------------------------------|------|
| t <sub>PR</sub>     | Power-Up Reset Time              | 1000                          | ns   |
| t <sub>s</sub>      | Input or Feedback Setup Time     | See Switching Characteristics |      |
| t <sub>WL</sub>     | Clock Width LOW                  |                               |      |
| V <sub>CC Off</sub> | Supply Voltage Prior to Power-Up | 100                           | mV   |



15700D-17

Power-Up Reset Waveform

---

**DATA SHEET REVISION SUMMARY FOR  
PALCE22V10Z Family****Switching Waveforms**

Changed Note 1  $V_T = 1.5$  V for input signals and  $V_{CC}/2$  for output signals.

**Switching Test Circuit**

Changed supply voltage from 5 V to  $V_{CC}$

Changed Measured Output Value from 2.5 V to  $V_{CC}/2$

 **$I_{CC}$  vs. Frequency Curve**

Included for PALCE22V10Z-15

Changed curve for PALCE22V10Z-25 to be a linear curve rather than log/linear.

**Absolute Maximum Ratings**

For PALCE22V10Z-15 changed Latchup Current to include a minus before 40°C

**DC Characteristics**

For PALCE22V10Z-25 changed  $I_{CC}$  at  $f = 0$  MHz from 15  $\mu$ A to 30  $\mu$ A