## Advanced Micro Devices

## PALCE22V10Z Family

### Zero-Power 24-Pin EE CMOS Versatile PAL Device

### **DISTINCTIVE CHARACTERISTICS**

- Zero-power CMOS technology
  - 15 μA standby current
  - As fast as 15 ns first-access propagation delay and 50 MHz f<sub>MAX</sub> (external)
- Unused product term disable for reduced power consumption
- Available in Industrial operating range
  - $T_C = -40^{\circ}C$  to  $+85^{\circ}C$
  - Vcc = +4.5 V to +5.5 V
- HC- and HCT-compatible inputs and outputs
- Electrically-erasable technology provides reconfigurable logic and full testability

- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions
- Global asynchronous reset and synchronous preset for initialization
- Power-up reset for initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP and 28-pin PLCC packages save space

### **GENERAL DESCRIPTION**

The PALCE22V10Z is an advanced PAL device built with zero-power, high-speed, electrically-erasable CMOS technology. It provides user-programmable logic for replacing conventional zero-power CMOS SSI/MSI gates and flip-flops at a reduced chip count.

The PALCE22V10Z provides zero standby power and high speed. At 15  $\mu$ A maximum standby current, the PALCE22V10Z allows battery powered operation for an extended period.


The ZPAL™ device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds

the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active high or active low. The output configuration is determined by two bits controlling two multiplexers in each macrocell.

AMD's FusionPLD program allows PALCE22V10Z designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the Software Reference Guide to PLD Compliers for certified development systems, and the Programmer Reference Guide for approved programmers.


### **BLOCK DIAGRAM**




### **CONNECTION DIAGRAMS**

**Top View** 

### SKINNYDIP/SOIC







Note:

Pin 1 is marked for orientation.

### PIN DESCRIPTION

CLK = Clock GND = Ground

= Input

1/0 = Input/Output


NC = No Connect

Vcc = Supply Voltage

### **ORDERING INFORMATION**

### **Commercial and Industrial Products**

AMD programmable logic products for commercial and industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of these elements:



Valid Combinations		
PALCE22V10Z-15	PI, JI, SI,	
PALCE22V10Z-25	PC, JC, SC, PI, JI, SI	

### **Valid Combinations**

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released combinations.

### **FUNCTIONAL DESCRIPTION**

The PALCE22V10Z is the zero-power version of the PALCE22V10. It has all the architectural features of the PALCE22V10. In addition, the PALCE22V10Z has zero standby power and unused product term disable.

The PALCE22V10Z allows the systems engineer to implement the design on-chip, by programming EE cells to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.

The PALCE22V10Z has 12 inputs and 10 I/O macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 2). The configuration choice is made according to the user's design specification and corresponding programming of the configuration bits So-S1. Multiplexer controls are connected to ground (0) through a programmable bit, selecting the "0" path through the multiplexer. Erasing the bit disconnects the control line from GND and it floats to Vcc (1), selecting the "1" path.

The device is produced with a EE cell link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern.

### Variable Input/Output Pin Ratio


The PALCE22V10Z has twelve dedicated input lines. and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.

### **Registered Output Configuration**

Each macrocell of the PALCE22V10Z includes a D-type flip-flop for data storage and synchronization. The flipflop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ( $S_1 = 0$ ), the array feedback is from Q of the flip-flop.

### Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop  $(S_1 = 1)$ . In the combinatorial configuration the feedback is from the pin.





0 = Programmed EE bit


1 = Erased (charged) EE bit

15700D-4


Figure 1. Output Logic Macrocell







Combinatorial/Active Low



15700D-5

Figure 2. Macrocell Configuration Options

### **Programmable Three-State Outputs**

Registered/Active High

Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

### **Programmable Output Polarity**

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing"

Selection is controlled by programmable bit So in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions. If the pin definition and output equation have the same polarity, the output is programmed to be active high  $(S_0 = 1)$ .

### Preset/Reset

For initialization, the PALCE22V10Z has additional Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

### **Zero-Standby Power Mode**

The PALCE22V10Z features a zero-standby power mode. When none of the inputs switch for an extended period (typically 50 ns), the PALCE22V10Z will go into standby mode, shutting down most of its internal circuitry. The current will go to almost zero (Icc  $< 15 \mu A$ ). The outputs will maintain the states held before the device went into the standby mode.

When any input switches, the internal circuitry is fully enabled and power consumption returns to normal. This feature results in considerable power savings for operation at low to medium frequencies. This savings is illustrated in the lcc vs. frequency graph.

### **Product-Term Disable**

On a programmed PALCE22V10Z, any product terms that are not used are disabled. Power is cut off from these product terms so that they do not draw current. As shown in the lcc vs. frequency graph, product-term disabling results in considerable power savings. This savings is greater at the higher frequencies.

Further hints on minimizing power consumption can be found in the Application Note "Minimizing Power Consumption with Zero-Power PLDs."

### Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PALCE22V10Z will depend on the programmed output polarity. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

### **Register Preload**

The registers on the PALCE22V10Z can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

### **Security Bit**

After programming and verification, a PALCE22V10Z design can be secured by programming the security EE bit. Once programmed, this bit defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security bit is programmed, the array will read as if every bit is erased, and preload will be disabled.

The bit can only be erased in conjunction with erasure of the entire pattern.

### **Programming and Erasing**

The PALCE22V10Z can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.


### **Quality and Testability**

The PALCE22V10Z offers a very high level of built-in quality.

The erasability of the CMOS PALCE22V10Z allows direct testing of the device array to guarantee 100% programming and functional yields.

### Technology

The high-speed PALCE22V10Z is fabricated with AMD's advanced electrically-erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with HC and HCT devices. This technology provides strong input-clamp diodes, output slew-rate control, and a grounded substrate for clean switching.





### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect
to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin
Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current ( $T_C = -40^{\circ}C$ to $+85^{\circ}C$ ) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### **OPERATING RANGES**

Industrial (I) Devices

**Operating Case** 

Temperature (Tc) ..... -40°C to +85°C

Supply Voltage (Vcc) with

Respect to Ground ..... +4.5 V to +5.5 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unii
Vон	Output HIGH Voltage	VIN = VIH or VIL	Iон = 6 mA	3.84		٧
		Vcc = Min	Юн ≃ 20 μА	Vcc 0.1		٧
Vol	Output LOW Voltage	VIN = VIH or VIL	loL = 16 mA		0.5	٧
		Vcc = Min	lot = 6 mA		0.33	٧
			lot = 20 μA		0.1	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIG Voltage for all Inputs (Notes 1,		2.0		٧
ViL	Input LOW Voltage	Guaranteed Input Logical LOV Voltage for all Inputs (Notes 1,			0.9	٧
Iн	Input HIGH Leakage Current	Vin = Vcc, Vcc = Max (Note 3	)		10	μА
lıı.	Input LOW Leakage Current	Vin = 0 V, Vcc = Max (Note 3)			-10	μA
lozн	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max Vin = ViH or ViL (Note 3)			10	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = ViH or ViL (Note 3)			-10	μA
Isc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note	e 4)	30	-150	mA
lcc	Supply Current	Outputs Open (lout = 0 mA)	f = 0 MHz		15	μА
		Vcc = Max	f = 15 MHz		90	mA

- These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
   Represents the worst case of HC and HCT standards, allowing compatibility with either.

- I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
   Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

### **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Condition		Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	5	
Соит	Output Capacitance	Vouт = 2.0 V	TA = 25°C f = 1 MHz	8	рF

### Note:

### SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)

Parameter Symbol	Parameter Do	escription		Min	Max	Unit
t <sub>PD</sub>	Input or Feed	back to Combinatorial Ou	itput		15	ns
ts	Setup Time fr	om Input, Feedback or SI	P to Clock	10		ns
tн	Hold Time			0		ns
tco	Clock to Outp	ut		700.	10	ns
tar	Asynchronous Reset to Registered Output			20	ns	
t <sub>arw</sub>	Asynchronous	nous Reset Width		15		ns
tarr	Asynchronous	Asynchronous Reset Recovery Time		10		ns
t <sub>spr</sub>	Synchronous	onous Preset Recovery Time		10		ns
tw∟	Clock Width	LOW		8		ns
twн		HIGH		8	-	ns
	Maximum	External Feedback	1/(ts + tco)	50		MHz
fmax	Frequency (Note 2)	Internal Feedback (fcn	т)	58.8	-	MHz
	(Note 3)	No Feedback	1/(tw+ + twL)	62.5		MHz
tea	Input to Outpu	t Enable Using Product T	erm Control		15	ns
ter	Input to Outpu	t Disable Using Product 1	Term Control		15	ns

- 2. See Switching Test Circuit for test conditions.
- 3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



### ABSOLUTE MAXIMUM RATINGS

ABOOLO I E MAXIMOM HATINGO
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground $\dots \dots \dots -0.5~V$ to +7.0 V
DC Input Voltage $\dots -0.5 \text{ V}$ to $\text{Vcc} + 0.5 \text{ V}$
DC Output or I/O Pin
Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V

Latchup Current (Tc = ~40°C to +85°C) .... 100 mA Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### **OPERATING RANGES**

### Commercial (C) Devices

Ambient Temperature (T<sub>A</sub>) ...... 0°C to +75°C Supply Voltage (Vcc) with

Respect to Ground ..... +4.75 V to +5.25 V

Industrial (I) Devices

Operating Case

Temperature (Tc) ..... -40°C to +85°C

Supply Voltage (Vcc) with

Respect to Ground ...... +4.5 V to +5.5 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL and INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	VIN = VIH or VIL	loн = 6 mA	3.84		٧
		Vcc = Min	Юн = 20 μΑ	Vcc- 0.1		٧
Vol	Output LOW Voltage	VIN = VIH or VIL	IOL ≈ 16 mA		0.5	٧
		Vcc = Min	IoL = 6 mA		0.33	٧
			lot = 20 μA		0.1	V
ViH	Input HIGH Voltage	Guaranteed Input Logical HIG Voltage for all Inputs (Notes 1,		2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOV Voltage for all Inputs (Notes 1,			0.9	٧
lт	Input HIGH Leakage Current	VIN = Vcc, Vcc = Max (Note 3	)		10	μА
lı∟	Input LOW Leakage Current	VIN = 0 V, Vcc = Max (Note 3)	)		-10	μΑ
lozh	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max Vin = ViH or ViL (Note 3)			10	μА
lozi	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = ViH or Vil. (Note 3)			-10	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note	e 4)	<b>-</b> 5	-150	mA
lcc	Supply Current	Outputs Open (Iout = 0 mA)	f ≠ 0 MHz		30	μА
		Vcc = Max	f = 15 MHz		120	mĀ

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. Represents the worst case of HC and HCT standards, allowing compatibility with either.
- 3. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>IH</sub> and I<sub>OZH</sub>).
- 4. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

### **CAPACITANCE** (Note 1)

Parameter Symbol	Parameter Description	Test Condition		Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V	5	
Соит	Output Capacitance	Vout = 2.0 V	T <sub>A</sub> = 25°C f = 1 MHz	8	pF

### Note:


### SWITCHING CHARACTERISTICS over COMMERCIAL and INDUSTRIAL operating ranges (Note 2)


Parameter Symbol	Parameter D	escription		Min	Max	Unit
<b>t</b> PD	Input or Feed	back to Combinatorial Ou	tput (Note 3)		25	ns
ts	Setup Time fr	om Input, Feedback or SI	o to Clock	15		ns
tH	Hold Time			0		ns
tco	Clock to Outp	ut	7) " , 17		15	ns
tar	Asynchronous Reset to Registered Output			25	ns	
tarw	Asynchronous	synchronous Reset Width		25		ns
tarr	Asynchronous Reset Recovery Time		25		ns	
tspa	Synchronous Preset Recovery Time		25		ns	
twL	Olerali Mentu	LOW		10		ns
twн	Clock Width	HIGH		10		ns
	Maximum	External Feedback	1/(ts + tco)	33.3		MHz
fmax	Frequency	Internal Feedback (fcw	т)	35.7		MHz
	(Note 4)	No Feedback	1/(tw+ + twL)	50		MHz
tea .	Input to Output Enable Using Product Term Control			25	ns	
ter	Input to Outpu	Input to Output Disable Using Product Term Control			25	ns

- 2. See Switching Test Circuit for test conditions.
- 3. This parameter is tested in Standby Mode. When the device is not in Standby Mode, the tpp will typically be 5 ns faster.
- These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


### **SWITCHING WAVEFORMS**






**Combinatorial Output** 


**Registered Output** 






**Clock Width** 

Input to Output Disable/Enable






**Asynchronous Reset** 

**Synchronous Preset** 


- 1.  $V_T = 1.5 \text{ V}$  for input signals and  $V_{CC}/2$  for output signals.
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns-5 ns typical.

### **KEY TO SWITCHING WAVEFORMS**




KS000010-PAL

### **SWITCHING TEST CIRCUIT**



Specification	S <sub>1</sub>	S <sub>2</sub>	CL	Rt	R <sub>2</sub>	Measured Output Value
tpd, tco	Closed	Closed				Vcc/2
tea .	$Z \rightarrow H$ : Open $Z \rightarrow L$ : Closed	Z → H: Closed Z → L: Open	30 pF	820 Ω	820 Ω	Vcc/2
ten	H → Z: Open L → Z: Closed	H →Z: Closed L →Z: Open	5 pF			H → Z: V <sub>OH</sub> − 0.5 V L → Z: V <sub>OL</sub> + 0.5 V

# TYPICAL $l_{\text{CC}}$ CHARACTERISTICS FOR THE PALCE22V10Z-15 $V_{\text{CC}}$ = 5.0 V, $T_{\text{A}}$ = 25°C




\*Percent of product terms used.

15700D-14

lcc vs. Frequency Graph for the PALCE22V10Z-15

### TYPICAL Icc CHARACTERISTICS FOR THE PALCE22V10Z-25 $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$



\*Percent of product terms used.

15700D-15

lcc vs. Frequency Graph for the PALCE22V10Z-25

### **ENDURANCE CHARACTERISTICS**

The PALCE22V10Z is manufactured using AMD's advanced Electrically Erasable process. This technology

uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed—a feature which allows 100% testing at the factory.

### **Endurance Characteristics**


Symbol	Parameter	Test Conditions	Min	Unit
tor	Min Pattern Data Retention Time	Max Storage Temperature	10	Years
		Max Operating Temperature	20	Years
N	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles


### **ROBUSTNESS FEATURES**

The PALCE22V10Z has some unique features that make it extremely robust, especially when operating in high speed design environments. Input clamping circuitry limits negative overshoot, eliminating the

possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns.

### INPUT/OUTPUT EQUIVALENT SCHEMATICS





**Typical Output** 


15700D-16

## POWER-UP RESET FOR THE PALCE22V10Z FAMILY

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc can rise to its steady state, four conditions are required to ensure a valid power-up reset. These conditions are:

- The supply voltage prior to the Vcc rise must not exceed Vcc off.
- The Vcc rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.
- If inputs are not switching at the time of power-up, an input transition must take place to assure proper data is set-up in registers or to outputs.

Parameter Symbol	Parameter Description	Max	Unit
tPR	Power-Up Reset Time	1000	ns
ts	Input or Feedback Setup Time	See Swit	obina
twL	Clock Width LOW	Characte	
Vcc Off	Supply Voltage Prior to Power-Up	100	mV



**Power-Up Reset Waveform** 



# DATA SHEET REVISION SUMMARY FOR PALCE22V10Z Family

### **Switching Waveforms**

Changed Note 1  $V_T$  = 1.5 V for input signals and Vcc/2 for output signals.

### **Switching Test Circuit**

Changed supply voltage from 5 V to Vcc

Changed Measured Output Value from 2.5 V to Vcc/2

### Icc vs. Frequency Curve

Included for PALCE22V10Z-15

Changed curve for PALCE22V10Z-25 to be a linear curve rather than log/linear.

### **Absolute Maximum Ratings**

For PALCE22V10Z-15 changed Latchup Current to include a minus before  $40^{\circ}\text{C}$ 

### **DC Characteristics**

For PALCE22V10Z-25 changed Icc at f = 0 MHz from 15  $\mu A$  to 30  $\mu A$