

74155, LS155
Decoders/Demultiplexers

Dual 2-Line To 4-Line Decoder/Demultiplexer
Product Specification

Logic Products

FEATURES

- Common Address Inputs
- True or complement data demultiplexing
- Dual 1-of-4 or 1-of-8 decoding
- Function generator applications

DESCRIPTION

The '155 is a Dual 1-of-4 Decoder/Demultiplexer with common Address inputs and separate gated Enable inputs. Each decoder section, when enabled, will accept the binary weighted Address input (A_0, A_1) and provide four mutually exclusive active-LOW outputs ($\bar{0} - \bar{3}$). When the enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74155	18ns	25mA
74LS155	17ns	6.1mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74155N, N74LS155N
Plastic SO	N74LS155D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
All	Inputs	1uI	1LSuI
All	Outputs	10uI	10LSuI

NOTE:


Where a 74 unit load (uI) is understood to be $40\mu A$ I_{IH} and $-1.6mA$ I_{IL} , and a 74LS unit load (LSuI) is $20\mu A$ I_{IH} and $-0.4mA$ I_{IL} .

PIN CONFIGURATION




December 4, 1985

LOGIC SYMBOL



5-271

LOGIC SYMBOL (IEEE/IEC)




853-0527 81502

Decoders/Demultiplexers

74155, LS155

LOGIC DIAGRAM



Both decoder sections have a 2-input enable gate. For decoder "a" the enable gate requires one active-HIGH input and one active-LOW input ($E_a \cdot \bar{E}_a$). Decoder "a" can accept either true or complemented data in demultiplexing applications, by using the $\bar{E}_a$ or E_a inputs respectively. The decoder "b" enable gate requires two active-LOW inputs ($\bar{E}_b \cdot \bar{E}_b$). The device can be used as a 1-of-8 decoder/demultiplexer by tying E_a to $\bar{E}_b$ and relabeling the common connection address as (A_2); forming the common enable by connecting the remaining $\bar{E}_b$ and E_a .

FUNCTION TABLE

ADDRESS		ENABLE "a"		OUTPUT "a"				ENABLE "b"		OUTPUT "b"			
A ₀	A ₁	E _a	$\bar{E}_a$	0	1	2	3	$\bar{E}_b$	E_b	0	1	2	3
X	X	L	X	H	H	H	H	H	X	H	H	H	H
X	X	X	H	H	H	H	H	X	H	H	H	H	H
L	L	H	L	L	H	H	H	L	L	L	H	H	H
L	L	H	L	H	L	H	H	L	L	H	L	H	H
L	H	H	L	H	H	L	H	L	L	H	H	L	H
L	H	H	L	H	H	L	H	L	L	H	H	L	H
L	H	H	L	H	H	L	H	L	L	H	H	L	H

H = HIGH voltage level
L = LOW voltage level
X = Don't care

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	−0.5 to +5.5	−0.5 to +7.0	V
I _{IN}	Input current	−30 to +5	−30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	−0.5 to +V _{CC}	−0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70		°C

Decoders/Demultiplexers

74155, LS155

RECOMMENDED OPERATING CONDITIONS

PARAMETER		74			74LS			UNIT
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V_{IH}	HIGH-level input voltage	2.0			2.0			V
V_{IL}	LOW-level input voltage			+0.8			+0.8	V
I_{IK}	Input clamp current			-12			-18	mA
I_{OH}	HIGH-level output current			-800			-400	μ A
I_{OL}	LOW-level output current			16			8	mA
T_A	Operating free-air temperature	0		70	0		70	$^{\circ}$ C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹		74155			74LS155			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
V_{OH}	HIGH-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}, V_{IL} = \text{MAX}, I_{OH} = \text{MAX}$	2.4	3.4		2.7	3.4		V
V_{OL}	LOW-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = \text{MIN}, V_{IL} = \text{MAX}$		0.2	0.4		0.35	0.5	V
		$I_{OL} = 4\text{mA (74LS)}$					0.25	0.4	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = I_{IK}$			-1.5			-1.5	V
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}$			1.0				mA
		$V_I = 7.0\text{V}$						0.1	mA
I_{IH}	HIGH-level input current	$V_{CC} = \text{MAX}$			40				μ A
		$V_I = 2.7\text{V}$						20	μ A
I_{IL}	LOW-level input current	$V_{CC} = \text{MAX}, V_I = 0.4\text{V}$			-1.6			-0.4	mA
I_{OS}	Short-circuit output current ³	$V_{CC} = \text{MAX}$	-18		-57	-15		-100	mA
I_{CC}	Supply current ⁴ (total)	$V_{CC} = \text{MAX}$		25	40		6.1	10	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$.
- I_{OS} is tested with $V_{OUT} = +0.5\text{V}$ and $V_{CC} = V_{CC} \text{ MAX} + 0.5\text{V}$. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- Measure I_{CC} with A_1 , A_0 and E_a inputs at 4.5V, and $\bar{E}_b$, $\bar{E}_a$ inputs grounded, and outputs open.


AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER		TEST CONDITIONS	74		74LS		UNIT
			$C_L = 15\text{pF}, R_L = 400\Omega$		$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		
			Min	Max	Min	Max	
t_{PLH} t_{PHL}	Propagation delay Address to output	Waveform 1		32 32		26 30	ns
t_{PLH} t_{PHL}	Propagation delay $\bar{E}_a$ or $\bar{E}_b$ to output	Waveform 2		20 27		15 30	ns
t_{PLH} t_{PHL}	Propagation delay E_a to output	Waveform 1		24 30		27 27	ns


Decoders/Demultiplexers

74155, LS155

AC WAVEFORMS



 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Waveform 1. Waveform For Inverting Outputs


 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Waveform 2. Waveform For Non-Inverting Outputs

TEST CIRCUITS AND WAVEFORMS



Test Circuit For 74 Totem-Pole Outputs


DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

 D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns