


EPC1013 – Enhancement Mode Power Transistor

 $V_{DS}, 150\text{ V}$
 $R_{DS(ON)}, 100\text{ m}\Omega$
 $I_D, 3\text{ A}$


Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 55 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(ON)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings

V_{DS}	Drain-to-Source Voltage	150	V
I_D	Continuous ($T_A = 25^\circ\text{C}$, $\theta_{JA} = 100$)	3	A
	Pulsed (25°C , $T_{\text{pulse}} = 300\text{ }\mu\text{s}$)	12	
V_{GS}	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-5	
T_J	Operating Temperature	-40 to 125	$^\circ\text{C}$
T_{STG}	Storage Temperature	-40 to 150	



EPC Power Transistors are supplied only in passivated die form with solder bumps

Applications

- High Speed DC-DC conversion
- Class D Audio
- Hard Switched and High Frequency Circuits

Benefits

- Ultra High Efficiency
- Ultra Low $R_{DS(on)}$
- Ultra low Q_G
- Ultra small footprint

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Characteristics (T _J = 25°C unless otherwise stated)						
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = 50 μA	150			V
I _{DSS}	Drain Source Leakage	V _{DS} = 120 V, V _{GS} = 0 V		10	40	μA
I _{GSS}	Gate-Source Forward Leakage	V _{GS} = 5 V		0.2	1	mA
	Gate-Source Reverse Leakage	V _{GS} = -5 V		0.1	0.5	
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 1 mA	0.7	1.4	2.5	V
R _{DS(ON)}	Drain-Source On Resistance	V _{GS} = 5 V, I _D = 5 A		70	100	mΩ
Dynamic Characteristics (T _J = 25°C unless otherwise stated)						
C _{ISS}	Input Capacitance	V _{DS} = 75 V, V _{GS} = 0 V		110		pF
C _{OSS}	Output Capacitance			85		
C _{RSS}	Reverse Transfer Capacitance			7.5		
Q _G	Total Gate Charge (V _{GS} = 5 V)	V _{DS} = 75 V, I _D = 3 A		1.7		nC
Q _{GD}	Gate to Drain Charge			0.7		
Q _{GS}	Gate to Source Charge			0.37		
Q _{OSS}	Output Charge			8		
Q _{RR}	Source-Drain Recovery Charge			0		
Source-Drain Characteristics (T _J = 25°C unless otherwise stated)						
V _{SD}	Source-Drain Forward Voltage	I _S = 0.5 A, V _{GS} = 0 V, T = 25°C		1.8		V
		I _S = 0.5 A, V _{GS} = 0 V, T = 125°C		1.75		

Figure 1: Typical Output Characteristics




Figure 2: Transfer Characteristics




Figure 3: $R_{DS(ON)}$ vs V_G for Various Current




Figure 4: $R_{DS(ON)}$ vs V_G for Various Temperature




Figure 5: Capacitance




Figure 6: Gate Charge




Figure 7: Reverse Drain-Source Characteristics




Figure 8: Normalized On Resistance Vs Temperature




Figure 9: Normalized Threshold Voltage






Figure 10: Gate Current



TAPE AND REEL CONFIGURATION

4mm pitch, 8mm wide tape on 7" reel




Dimension (mm)	EPC1013		
	target	min	max
a	8.00	7.90	8.30
b	1.75	1.65	1.85
c (see note)	3.50	3.45	3.55
d	4.00	3.90	4.10
e	4.00	3.90	4.10
f (see note)	2.00	1.95	2.05
g	1.5	1.5	1.6

Note: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole

DIE MARKINGS


Die orientation dot

Gate Pad bump is
under this corner

Part Number	Laser Markings		
	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3
EPC1013	1013	YYYY	ZZZZ



DIE OUTLINE

Bottom View



DIM	MICROMETERS		
	MIN	Nominal	MAX
A	1681	1711	1741
B	889	919	949
c	666	669	672
d	252	255	258
e	230	245	260
f	297	300	303
g	600	600	600

Side View

RECOMMENDED
LAND PATTERN(measurements in μm)

Pad no. 1 is Gate;

Pads no. 3 is Drain;

Pads no. 2 and 4 are Source.