

WMS7130 / 7131

NON-VOLATILE DIGITAL POTENTIOMETERS

WITH UP/DOWN (3-WIRE) INTERFACE,

10KOHM, 50KOHM, 100KOHM RESISTANCE

32 TAPS

WITHOUT / WITH OUTPUT BUFFER



1. GENERAL DESCRIPTION

The WMS7130/7131 is a single channel 32-tap non-volatile linear digital potentiometer available in 10K Ω , 50K Ω and 100K Ω resistance. The device consists of Up/Down serial interface, tap register, decoder, resistor array, wiper switches, NV memory and control logics.

The WMS7130 device can be configured as a two-terminal variable resistor or a three-terminal voltage divider without an output buffer, but the WMS7131 device, which has a built-in output buffer, can only be configured as a three-terminal voltage divider. Both devices can be used in a wide variety of applications.

The output of the potentiometer is determined by its wiper position, which varies linearly between its end terminals, R_A/V_A and R_B/V_B . The wiper position, R_w/V_w , is controlled by Up/Down serial interface ($\overline{CS}$, $\overline{INC}$ and $\overline{U/D}$) through the Tap Register (TR). In addition, the wiper position can also be stored into a non-volatile memory location (NVMEM0), which is then automatically recalled upon power up.

2. FEATURES

- Drop-in replacement for many popular parts
- Single linear-taper channel
- 32 taps
- 10K, 50K and 100K end-to-end resistance
- V_{SS} to V_{DD} terminal voltages
- Automatic recall of wiper position when power-on
- Potentiometer control through Up/Down (3-wire) serial interface
- Endurance 100,000 cycles
- Data retention 100 years
- Package options:
 - 8-pin PDIP, SOIC or MSOP
- Industrial temperature range: -40° to 85°C
- Single supply operation : 2.7V to 5.5V

3. BLOCK DIAGRAM




FIGURE 1 – WMS7130 BLOCK DIAGRAM (Rheostat/Divider Mode)





FIGURE 2 – WMS7131 BLOCK DIAGRAM (Divider Mode)

4. TABLE OF CONTENTS

1. GENERAL DESCRIPTION.....	2
2. FEATURES	2
3. BLOCK DIAGRAM.....	3
4. TABLE OF CONTENTS	4
5. PIN CONFIGURATION	5
6. PIN DESCRIPTION	6
7. FUNCTIONAL DESCRIPTION.....	7
7.1. Rheostat And Divider Operations	7
7.1.1. Rheostat Configuration	7
7.1.2. Divider Configuration.....	7
7.2. Non-Volatile Memory (NVMEM0)	7
7.3. Serial Data Interface	8
7.4. Operation Overview	8
8. TIMING DIAGRAMS.....	9
9. ABSOLUTE MAXIMUM RATINGS & OPERATING CONDITIONS	11
10. ELECTRICAL CHARACTERISTICS	12
10.1 Test Circuits	14
11. TYPICAL APPLICATION CIRCUITS.....	15
11.1. Layout Considerations.....	17
12. PACKAGE DRAWINGS AND DIMENSIONS.....	18
13. ORDERING INFORMATION	21
14. VERSION HISTORY	22

5. PIN CONFIGURATION



6. PIN DESCRIPTION

TABLE 1 – PIN DESCRIPTION

Pin Name	Description
$\overline{\text{CS}}$	Chip Select: When $\overline{\text{CS}}$ is LOW, the device is enabled. When $\overline{\text{CS}}$ is HIGH, the part is deselected and is in standby mode
$\text{U}/\overline{\text{D}}$	Up/Down Control: HIGH state enables the wiper to move towards the $\text{R}_\text{A} / \text{V}_\text{A}$ terminal, while LOW state implies the wiper moves towards the $\text{R}_\text{B} / \text{V}_\text{B}$ terminal
$\overline{\text{INC}}$	Increment Control: When $\overline{\text{CS}}$ is LOW, a HIGH-LOW transition on $\overline{\text{INC}}$ will move the wiper one increment either up or down based on the $\text{U}/\overline{\text{D}}$ input
$\text{R}_\text{A}/\text{V}_\text{A}$	High terminal of the device
$\text{R}_\text{B}/\text{V}_\text{B}$	Low terminal of the device
$\text{R}_\text{W}/\text{V}_\text{W}$	Wiper Terminal: Output of the resistor array is determined by the $\overline{\text{INC}}$, $\text{U}/\overline{\text{D}}$ and $\overline{\text{CS}}$ inputs
V_SS	Ground pin, logic ground reference
V_DD	Power Supply

Notes: The terminology of high and low terminals above references to the relative position of the terminal with respect to the wiper moving direction and not the voltage potential of the terminal.



7. FUNCTIONAL DESCRIPTION

7.1. RHEOSTAT AND DIVIDER OPERATIONS

The WMS7130 device can operate as either a two-terminal variable resistor or a three-terminal voltage divider without an output buffer. However, the WMS7131 can only operate in a three-terminal voltage divider with an output buffer.

7.1.1. Rheostat Configuration

In the rheostat mode, the WMS7130 can be configured as a two-terminal resistive element, where one terminal is connected to one end of the resistor (R_A or R_B) and the other terminal is the wiper (R_W). The moving direction of the wiper depends upon the setting of $U/\bar{D}$ control signal. When the $U/\bar{D}$ is set to Up, then the wiper moves towards R_A . Conversely, when the $U/\bar{D}$ is set to Down, then the wiper moves towards R_B . The wiper movement to either direction is controlled by toggling the $\overline{INC}$ signal from HIGH to LOW.

This configuration controls the resistance between the wiper and either end. The wiper resistance can be adjusted by either changing the wiper position or loading a stored wiper position value from NVMEM0 upon power up.

7.1.2. Divider Configuration

Additionally, the WMS7130 can also be configured as a voltage divider. With an input voltage applied to one end (usually V_A), the ground is connected to the other end (usually V_B). These input voltages cannot exceed the V_{DD} level or go below the V_{SS} level. The voltage on the wiper, V_W , is proportional to the wiper position with respect to the voltage difference between V_A and V_B . The moving direction of the wiper depends upon the setting of the $U/\bar{D}$ control signal. When the $U/\bar{D}$ is set to Up, then the wiper moves towards V_A . Conversely, when the $U/\bar{D}$ is set to Down, then the wiper moves towards V_B . The wiper movement to either direction is controlled by toggling the $\overline{INC}$ signal from HIGH to LOW.

Nevertheless, the WMS7131 can only be configured as a voltage divider and operate similarly as the WMS7130 device. The only difference is WMS7131 has an output buffer, but WMS7130 doesn't have. Besides, the resistance cannot be directly measured in this configuration.

7.2. NON-VOLATILE MEMORY (NVMEM0)

The WMS7130/7131 has one NVMEM0 location available for storing the current wiper position via the Up/Down serial interface. This stored value is automatically recalled and loaded into the tap register upon power up.

7.3. SERIAL DATA INTERFACE

The WMS7130/7131 device has a 3-wire Up/Down Serial Interface consisting of $\overline{\text{CS}}$, $\overline{\text{INC}}$ and U/D control signals. The key features of this interface include:

- Enabling the device
- Determining the moving direction of the wiper
- Increment/Decrement operation on the wiper
- Non-volatile storage of the present wiper position into the NVMEM0 for automatic recall at power up
- Entering into the standby mode

7.4. OPERATION OVERVIEW

The wiper position can be changed either up or down by operating the $\overline{\text{CS}}$, U/D and $\overline{\text{INC}}$ control signals.

When $\overline{\text{CS}}$ is LOW, the device is selected and the wiper can be moved by toggling the $\overline{\text{INC}}$. As a result, the wiper moves up when U/D is HIGH and moves down when U/D is LOW. The status of the U/D can be changed even though the $\overline{\text{CS}}$ remains LOW. This allows the system to enable the device and then move the wiper position either up or down until the desired position is reached.

When the wiper is already at the lowest position, further Down operation won't change the wiper position. Similarly, when the wiper is at the highest position, further Up operation won't change the wiper position too.

The current wiper position can be automatically stored into the NVMEM0 each time the $\overline{\text{CS}}$ goes from LOW to HIGH while the $\overline{\text{INC}}$ remains HIGH. Adversely, if the $\overline{\text{INC}}$ is LOW when the $\overline{\text{CS}}$ goes HIGH, the wiper position cannot be stored. Meanwhile, the NVMEM0 content is automatically loaded into the wiper during power on.

When the $\overline{\text{CS}}$ is held HIGH, the device enters into Standby mode and the wiper position cannot be changed. Changing the $\overline{\text{CS}}$ to LOW exits the Standby mode and enables the device again.

The operating modes of Up/Down interface are summarized in the table below:

$\overline{\text{CS}}$	U/D	$\overline{\text{INC}}$	Operation
LOW	HIGH	 HIGH to LOW	Move Wiper toward R_A/V_A
LOW	LOW	 HIGH to LOW	Move Wiper toward R_B/V_B
LOW to HIGH 	x	HIGH	Store Current Wiper Position
LOW to HIGH 	x	LOW	No Store, Return to Standby
HIGH	x	x	Standby

Note: x means don't care

8. TIMING DIAGRAMS

Conditions: $V_{DD} = +2.7V$ to $5.5V$, $V_A = V_{DD}$, $V_B = 0V$, $T = 25^\circ C$




FIGURE 3 –WMS7130/1 TIMING DIAGRAM

Note:

^[1] This only applies to the Power-Up sequence.

^[2] MI in the AC Timing diagram (Figure 3) refers to the minimum incremental change in the wiper output due to a change in the wiper position.

TABLE 10 – TIMING PARAMETERS

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
$\overline{\text{CS}}$ to $\overline{\text{INC}}$ Setup	t_{CI}	100		ns
U/D to $\overline{\text{INC}}$ Setup	t_{DI}	50		ns
U/D to $\overline{\text{INC}}$ Hold	t_{ID}	100		ns
$\overline{\text{INC}}$ LOW Period	t_{IL}	250		ns
$\overline{\text{INC}}$ HIGH Period	t_{IH}	250		ns
$\overline{\text{INC}}$ Inactive to $\overline{\text{CS}}$ Inactive	t_{IC}	1		μs
$\overline{\text{CS}}$ Deselect Time (NO STORE)	t_{CPH}	100		ns
$\overline{\text{CS}}$ Deselect Time (STORE)	t_{CPH}	15 (2.7V) 30 (5.5V)		ms
$\overline{\text{INC}}$ to Wiper Change	t_{IW}		5	μs
$\overline{\text{INC}}$ Cycle Time	t_{CYC}	1		μs
$\overline{\text{INC}}$ Input Rise and Fall Time	$t_{\text{R}}, t_{\text{F}}$		500	μs
Power-Up Delay	t_{PUD}		1	ms
V_{CC} Power-Up rate	$t_{\text{R}} V_{\text{CC}}$	0.2 (13ms 0-2.7V)	50 (54 μs 0-2.7V)	V/ms

9. ABSOLUTE MAXIMUM RATINGS & OPERATING CONDITIONS

TABLE 11 – ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS) ^[1]

Conditions	Values
Junction temperature	150°C
Storage temperature	-65° to +150°C
Voltage applied to any pad	(V _{SS} – 0.3V) to (V _{DD} + 0.3V)
Lead temperature (soldering – 10 seconds)	300°C
V _{SS} – V _{DD}	-0.3 to 7.0V

TABLE 12 – OPERATING CONDITIONS (PACKAGED PARTS)

Conditions	Values
Industrial operating temperature	-40°C to +85°C
Supply voltage (V _{DD})	+2.7V to +5.5V
Ground voltage (V _{SS})	0V

^[1] Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device performance and reliability. Functional operation is not implied at these conditions.

10. ELECTRICAL CHARACTERISTICS

TABLE 12 – ELECTRICAL CHARACTERISTICS (Packaged parts)

PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONS ^[5]
Rheostat Mode						
Nominal Resistance	R	-20		+20	%	T=25°C, Wiper open
Different Non Linearity ^[2]	R-DNL	-1	±0.2	+1	LSB	^[6]
Integral Non Linearity ^[2]	R-INL	-1	±0.4	+1	LSB	^[6]
Tempo ^[1]	$\Delta R_{AB}/\Delta T$		300		ppm/°C	
Wiper Resistance ^[2]	R_W		50		Ω	$V_{DD}=5V, I=V_{DD}/R_{Total}$ ^[7]
			80		Ω	$V_{DD}=2.7V, I=V_{DD}/R_{Total}$ ^[7]
Wiper Current	I_W	-1		1	mA	
Divider Mode						
Resolution	N	8			Bits	
Different Non Linearity ^[2]	DNL	-1	±0.4	+1	LSB	
Integral Non Linearity ^[2]	INL	-1	±0.4	+1	LSB	
Temperature Coefficient ^[1]	$\Delta W / \Delta T$		+20		ppm/°C	Wiper at center
Full Scale Error	V_{FSE}	-1		0	LSB	Wiper at highest position
Zero Scale Error	V_{ZSE}	0		1	LSB	Wiper at lowest position
Resistor Terminal						
Voltage Range	V_A, V_B, V_W	V_{SS}		V_{DD}	V	
Terminal Capacitance ^[1]	C_A, C_B		30		pF	
Wiper Capacitance ^[1]			30		pF	
Dynamic Characteristics ^[1]						
Bandwidth –3dB	BW_{10K}		1.5		MHz	$V_{DD}=5V, B = V_{SS}$
	BW_{50K}		300		KHz	Wiper at center
	BW_{100K}		200		KHz	
Analog Output (Buffer enables)						
Amp Output Current	I_{OUT}	3			mA	$V_O=1/2$ scale
Amp Output Resistance	R_{out}		1	10	Ω	$I_L = 100\mu A$
Total Harmonic Distortion ^[1]	THD			0.08	%	$A = 2.5V, V_{DD}=5V, f=1kHz, V_{IN}=1V_{RMS}$
Digital Inputs/Outputs						
Input High Voltage	V_{IH}	$0.7 \times V_{DD}$			V	
Input Low Voltage	V_{IL}			$0.3 \times V_{DD}$	V	
Output Low Voltage	V_{OL}			0.4	V	$I_{OL}=2mA$

TABLE 12 – ELECTRICAL CHARACTERISTICS (Packaged parts) – Cont'd

PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONS ^[5]
Input Leakage Current	I_{LI}	-1		+1	μA	$\overline{CS}=V_{DD}, V_{in}=V_{SS} \sim V_{DD}$
Output Leakage Current	I_{Lo}	-1		+1	μA	$\overline{CS}=V_{DD}, V_{in}=V_{SS} \sim V_{DD}$
Input Capacitance ^[1]	C_{IN}		25		pF	$V_{DD}=5V, f_c = 1MHz$
Output Capacitance ^[1]	C_{OUT}		25		pF	$V_{DD}=5V, f_c = 1MHz$
Power Requirements						
Operating Voltage	V_{DD}	2.7		5.5	V	
Operating Current	I_{DDR}, I_{DDW}		1	2	mA	All operations
Standby Current	I_{SA} ^[3]		0.5	1	mA	Buffer = ON $\overline{CS} = HIGH$, no load
	I_{SB} ^[4]		0.1	1	μA	Buffer = OFF $\overline{CS} = HIGH$, no load
Power Supply Rejection Ratio	PSRR			1	LSB/V	$V_{DD}=5V \pm 10\%$, Wiper at center

Notes:

^[1] Not subject to production test.

^[2] $LSB = (R_A/V_A - R_B/V_B) / (T - 1)$; $DNL = (V_i - V_{i+1}) / LSB + 1$ (if increment) or $= (V_i - V_{i+1}) / LSB - 1$ (if decrement); $INL = (V_i - i*LSB) / LSB$; where $i = [0, (T - 1)]$ and $T = \#$ of taps of the device.

^[3] WMS7131 only.


^[4] WMS7130 only.

^[5] Conditions: $V_{CC} = 2.7$ to $5.5V$, $T = 25^\circ C$ and timing measured at 50% level, unless stated.


^[6] Only guarantee by design.

^[7] R_{total} = end-to-end resistance.


10.1 TEST CIRCUITS




Potentiometer divider nonlinearity error test circuit (INL, DNL)




Power supply sensitivity test circuit (PSS, PSRR)




Resistor position nonlinearity error test circuit (Rheostat Operation: R-INL, R-DNL)



Capacitance test circuit



Wiper resistance test circuit



Gain vs. frequency test circuit

FIGURE 4 – TEST CIRCUITS

11. TYPICAL APPLICATION CIRCUITS




FIGURE 5 – PROGRAMMABLE INVERTING GAIN AMPLIFIER USING THE WMS7130/7131




FIGURE 6 – PROGRAMMABLE NON-INVERTING GAIN AMPLIFIER USING THE WMS7130/7131




FIGURE 7 – WMS7131 TRIMMING VOLTAGE REFERENCE




FIGURE 8 – WMS7131 RF AMP CONTROL

11.1. LAYOUT CONSIDERATIONS

Use a 0.1 μ F bypass capacitor as close as possible to the V_{DD} pin. This is recommended for best performance. Often this can be done by placing the surface mount capacitor on the bottom side of the PC board, directly between the V_{DD} and V_{SS} pins. Care should be taken to separate the analog and digital traces. Sensitive traces should not run under the device or close to the bypass capacitors.

A dedicated plane for analog ground helps in reducing ground noise for sensitive analog signals.




FIGURE 9 – WMS7130/7131 LAYOUT

12. PACKAGE DRAWINGS AND DIMENSIONS





FIGURE 10: 8L 150MIL SOIC



Symbol	Dimension in inch			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
A	—	—	0.175	—	—	4.45
A₁	0.010	—	—	0.25	—	—
A₂	0.125	0.130	0.135	3.18	3.30	3.43
B	0.016	0.018	0.022	0.41	0.46	0.56
B₁	0.058	0.060	0.064	1.47	1.52	1.63
c	0.008	0.010	0.014	0.20	0.25	0.36
D	—	0.360	0.380	—	9.14	9.65
E	0.290	0.300	0.310	7.37	7.62	7.87
E₁	0.245	0.250	0.255	6.22	6.35	6.48
e₁	0.090	0.100	0.110	2.29	2.54	2.79
L	0.120	0.130	0.140	3.05	3.30	3.56
α	0	—	15	0	—	15
e_A	0.335	0.355	0.375	8.51	9.02	9.53
S	—	—	0.045	—	—	1.14

FIGURE 11: 8L 300MIL PDIP





FIGURE 12: 8L 3MM MSOP



13. ORDERING INFORMATION

Winbond's WinPot Part Number Description:



Output Buffer	End-to-End Resistance	SOIC	PDIP	MSOP
NO	10K	WMS7130010S	WMS7130010P	WMS7130010M
	50K	WMS7130050S	WMS7130050P	WMS7130050M
	100K	WMS7130100S	WMS7130100P	WMS7130100M
YES	10K	WMS7131010S	WMS7131010P	WMS7131010M
	50K	WMS7131050S	WMS7131050P	WMS7131050M
	100K	WMS7131100S	WMS7131100P	WMS7131100M

For the latest product information, access Winbond's worldwide website at <http://www.winbond-usa.com>



14. VERSION HISTORY

VERSION	DATE	DESCRIPTION
1.0	July 2003	Initial issue

The contents of this document are provided only as a guide for the applications of Winbond products. Winbond makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Winbond or others is granted by this publication. Except as set forth in Winbond's Standard Terms and Conditions of Sale, Winbond assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property.

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipments intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental injury could occur.



Headquarters
No. 4, Creation Rd. III
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5665577
<http://www.winbond.com.tw/>

Winbond Electronics Corporation America
2727 North First Street, San Jose,
CA 95134, U.S.A.
TEL: 1-408-9436666
FAX: 1-408-5441797
<http://www.winbond-usa.com/>

Winbond Electronics (Shanghai) Ltd.
27F, 299 Yan An W. Rd. Shanghai,
200336 China
TEL: 86-21-62365999
FAX: 86-21-62356998

Taipei Office
9F, No. 480, Pueiguan Rd.
Neihu District
Taipei, 114 Taiwan
TEL: 886-2-81777168
FAX: 886-2-87153579

Winbond Electronics Corporation Japan
7F Daini-ueno BLDG. 3-7-18
Shinyokohama Kohokuku,
Yokohama, 222-0033
TEL: 81-45-4781881
FAX: 81-45-4781800

Winbond Electronics (H.K.) Ltd.
Unit 9-15, 22F, Millennium City,
No. 378 Kwun Tong Rd.,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.
This product incorporates SuperFlash® technology licensed from SST.