

74F273 Octal D-Type Flip-Flop

General Description

The 74F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Features



- Ideal buffer for MOS microprocessor or memory
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered, asynchronous Master Reset
- See 74F377 for clock enable version
- See 74F373 for transparent latch version
- See 74F374 for 3-STATE version

Ordering Code:


Order Number	Package Number	Package Description
74F273SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F273PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
D_0-D_7	Data Inputs	1.0/1.0	20 μ A/-0.6 mA
\overline{MR}	Master Reset (Active LOW)	1.0/1.0	20 μ A/-0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μ A/-0.6 mA
Q_0-Q_7	Data Outputs	50/33.3	-1 mA/20 mA

Mode Select-Function Table

Operating Mode	Inputs			Output
	\overline{MR}	CP	D_n	
Reset (Clear)	L	X	X	L
Load "1"	H	✓	h	H
Load "0"	H	✓	l	L

H = HIGH Voltage Level steady state

h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition


L = LOW Voltage Level steady state

l = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition

X = Immortal

✓ = LOW-to-HIGH clock transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V_{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V_{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
ESD Last Passing Voltage (min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	Parameter	Min	Typ	Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage		-1.2		V	Min	$I_{IN} = -18$ mA
V_{OH}	Output HIGH Voltage	10% V_{CC}	2.5		V	Min	$I_{OH} = -1$ mA
		5% V_{CC}	2.7				
V_{OL}	Output LOW Voltage	10% V_{CC}	0.5		V	Min	$I_{OL} = 20$ mA
		5% V_{CC}	0.5				
I_{IH}	Input HIGH Current			5.0	μ A	Max	$V_{IN} = 2.7$ V
I_{BVI}	Input HIGH Current Breakdown Test			7.0	μ A	Max	$V_{IN} = 7.0$ V
I_{CEX}	Output HIGH Leakage Current			50	μ A	Max	$V_{OUT} = V_{CC}$
V_{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9$ μ A All other pins grounded
I_{OD}	Output Leakage Circuit Current			3.75	μ A	0.0	$V_{OD} = 150$ mV All other pins grounded
I_{IL}	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5$ V
I_{OS}	Output Short-Circuit Current	-60	-150		mA	Max	$V_{OUT} = 0$ V
I_{CCH}	Power Supply Current			44	mA		$CP = \text{--}$
I_{CCL}				56	mA	Max	$D_n = \overline{MR} = \text{HIGH}$

AC Electrical Characteristics

Symbol	Parameter	$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A = -55^\circ C$ to $+125^\circ C$ $V_{CC} = 5.0V$ $C_L = 50 pF$			$T_A = 0^\circ C$ to $+70^\circ C$ $V_{CC} = 5.0V$ $C_L = 50 pF$			Units
		Min	Typ	Max	Min	Max	Min	Max	Min	Max	
t_{MAX}	Maximum Clock Frequency	160			95		130				MHz
t_{PLH}	Propagation Delay Clock to Output	3.0	7.0		2.5	9.5		2.5	7.5		ns
t_{PLH}	Propagation Delay MR to Output	4.0	9.00		3.0	11.0		3.5	9.0		ns
t_{PLH}		4.5	9.5		3.0	11.0		4.0	10.0		ns

AC Operating Requirements


Symbol	Parameter	$T_A = +25^\circ C$ $V_{CC} = +5.0V$			$T_A = -55^\circ C$ to $+125^\circ C$ $V_{CC} = 5.0V$			$T_A = 0^\circ C$ to $+70^\circ C$ $V_{CC} = 5.0V$			Units	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$t_S(H)$	Setup Time, HIGH or LOW	3.0		3.5		3.0						
$t_S(L)$	Data to CP	3.5		4.0		3.5						
$t_H(H)$	Hold Time, HIGH or LOW	0.5		1.0		0.5						
$t_H(L)$	Data to CP	1.0		1.0		1.0						
$t_W(L)$	MR Pulse Width, LOW	6.0		4.0		6.0						ns
$t_W(H)$	CP Pulse Width	6.0		5.0		6.0						ns
$t_W(L)$	HIGH or LOW	6.0		5.0		6.0						ns
t_{REC}	Recovery Time, MR to CP	3.0		4.5		3.5						ns

Physical Dimensions inches (millimeters) unless otherwise noted


20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M20B

74F273



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION



DIMENSIONS ARE IN MILLIMETERS



NOTES:


- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M20DRevB1

DETAIL A

**20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



N20A (REV G)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Fairchild Semiconductor:](#)

[74F273SC_Q](#) [74F273PC](#) [74F273SCX](#) [74F273SJX](#) [74F273SC](#) [74F273SJ](#) [74F273SJ_Q](#) [74F273PC_Q](#)