




General Description

The DSC2011 series of high performance dual output CMOS oscillators utilize a proven silicon MEMS technology to provide excellent jitter and stability while incorporating additional device functionality. The two CMOS outputs are controlled by separate supply voltages to allow for independent voltage level control. The frequencies of the outputs can be identical or independently derived from a common PLL frequency source. The DSC2011 has provision for up to eight user-defined pre-programmed, pin-selectable output frequency combinations. The DSC2011 is also equipped with independent pin-selectable output drive strengths for each output to reduce EMI and noise.

DSC2011 is packaged in a 14-pin 3.2x2.5 mm QFN package and available in temperature grades from Ext. Commercial to Automotive.

Block Diagram



Features

- **Low RMS Phase Jitter: <1 ps (typ)**
- **High Stability: $\pm 10, \pm 25, \pm 50$ ppm**
- **Wide Temperature Range**
 - Automotive: -55° to 125° C
 - Ext. Industrial: -40° to 105° C
 - Industrial: -40° to 85° C
 - Ext. commercial: -20° to 70° C
- **High Supply Noise Rejection: -50 dBc**
- **Two Independent CMOS Outputs**
- **Pin-Selectable Configurations**
 - 2-bit Output Drive Strength
 - 3-bit Output Frequency Combinations
- **Short Lead Times: 2 Weeks**
- **Wide Freq. Range:**
 - CMOS Output: 2.3 to 170 MHz
- **Miniature Footprint of 3.2x2.5mm**
- **Excellent Shock & Vibration Immunity**
 - Qualified to MIL-STD-883
- **High Reliability**
 - 20x better MTF than quartz oscillators
- **Supply Range of 2.25 to 3.6 V**
- **Lead Free & RoHS Compliant**

Applications

- **Consumer Electronics**
- **Storage Area Networks**
 - SATA, SAS, Fibre Channel
- **Passive Optical Networks**
 - EPON, 10G-EPON, GPON, 10G-PON
- **Ethernet**
 - 1G, 10GBASE-T/KR/LR/SR, and FCoE
- **HD/SD/SDI Video & Surveillance**
- **PCI Express**

Pin Description

Pin No.	Pin Name	Pin Type	Description
1	Enable	I	Enables outputs when high and disables when low
2	NC	NA	Leave unconnected or grounded
3	O2S0	I	Least significant bit for drive strength selection for Output 2
4	GND	Power	Ground
5	FS0	I	Least significant bit for frequency selection
6	FS1	I	Middle bit for frequency selection
7	FS2	I	Most significant bit for frequency selection
8	Output1	O	CMOS output 1
9	O1S0	I	Least significant bit for drive strength selection for output 1
10	O1S1	I	Most significant bit for drive strength selection for output 1
11	Output2	O	CMOS output 2
12	VDD2	Power	Power Supply for Output 2
13	VDD	Power	Power Supply
14	O2S1	I	Most significant bit for drive strength selection for output 2

Operational Description

The DSC2011 is a dual output CMOS oscillator consisting of a MEMS resonator and a support PLL IC. The two CMOS outputs are generated through independent 8-bit programmable dividers from the output of the internal PLL. For temp ranges up to Industrial, two constraints are imposed on the output frequencies: 1) $f_2=M \times f_1/N$, where M and N are even integers between 4 and 254, 2) $1.2\text{GHz} < N \times f_2 < 1.7\text{GHz}$. Please consult factory for acceptable frequency combinations for other temp ranges.

The actual frequencies output by the DSC2011 are controlled by an internal pre-programmed memory (OTP). This memory stores all coefficients required by the PLL for up to eight different frequency combinations. Three control pins (FS0 – FS2) select the output frequency combination. Discera supports customer defined versions of the DSC2011. Standard frequency options are described in the following sections.

The DSC2011 has independent control of the output voltage levels of the two outputs. The high voltage level of Output 1 is equal to the main supply voltage, VDD (pin 13). VDD2 (pin 12) sets the high voltage level of Output

2. VDD2 must be equal to or less than VDD at all times to insure proper operation. VDD2 can be as low as 1.65V.

When Enable (pin 1) is floated or connected to VDD, the DSC2011 is in operational mode. Driving Enable to ground will tri-state both output drivers (hi-impedance mode).

The DSC2011 has programmable output drive strength for each output. Using two control pins (OXS0-OXS1) for each output, the drive strength can be independently adjusted to match circuit board impedances to reduce power supply noise, overshoot/undershoot and EMI. Table 1 displays typical rise / fall times for the output with a 15pf load capacitance as a function of these control pins at VDD=3.3V and room temperature.

Table 1. Rise/Fall times for drive strengths

Output Drive Strength Bits [OXS1, OXS0] - Default [11]			
	00	01	10
t_r (ns)	1.6	1.4	1.2
t_f (ns)	2.4	2.2	1.5

Output Clock Frequencies

Table 2 lists the standard frequency configurations and the associated ordering information to be used in conjunction with the ordering code above. Customer defined combinations are available.

Table 2. Pre-programmed pin-selectable output frequency combinations

Ordering Info	Freq (MHz)	Freq Select Bits [FS2, FS1, FS0] – Default is [111]							
		000	001	010	011	100	101	110	111
E0001	f_{OUT1}	27	25	50	54	48	24	24	24
	f_{OUT2}	24	125	125	27	24	50	54	27
E0002	f_{OUT1}	106.25	100	125	100	156.25	156.25	125	156.25
	f_{OUT2}	25	100	50	50	25	125	25	156.25
E0004	f_{OUT1}	24	75	125	48	74.25	148.5	50	25
	f_{OUT2}	24	75	125	48	74.25	148.5	50	25
E0005	f_{OUT1}	25	0*	0*	0*	0*	0*	0*	25
	f_{OUT2}	25	0*	0*	0*	0*	0*	0*	25
E0006	f_{OUT1}	27	74.175	74.25	148.35	148.5	0*	0*	0*
	f_{OUT2}	13.5	37.0875	37.125	74.175	74.25	0*	0*	0*
E0007	f_{OUT1}	24	0*	0*	0*	0*	0*	0*	0*
	f_{OUT2}	40	0*	0*	0*	0*	0*	0*	0*
E0008	f_{OUT1}	40	40	40	20	40	20	40	20
	f_{OUT2}	200	128	120	120	100	100	80	80
EXXXX	f_{OUT1}	Contact factory for additional configurations.							
	f_{OUT2}								

Frequency select bit are weakly tied high so if left unconnected the default setting will be [111] and the device will output the associated frequency highlighted in **Bold**.


0* – denotes invalid selection, output frequency is not specified.

Absolute Maximum Ratings

Item	Min	Max	Unit	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	$V_{DD} + 0.3$	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD	-		V	
HBM		4000		
MM		400		
CDM		1500		

Note: 1000+ years of data retention on internal memory

Ordering Code




Specifications (Unless specified otherwise: T=25° C, max CMOS drive strength)

Parameter	Condition	Min.	Typ.	Max.	Unit
Supply Voltage ¹	V_{DD}	2.25		3.6	V
Supply Current	I_{DD} EN pin low – outputs are disabled		21	23	mA
Supply Current ²	I_{DD} EN pin high – outputs are enabled $C_L=15pF$, $F_{O1}=F_{O2}=125$ MHz		32		mA
Frequency Stability	Δf Includes frequency variations due to initial tolerance, temp. and power supply voltage			± 10 ± 25 ± 50	ppm
Aging	Δf 1 year @25°C			± 5	ppm
Startup Time ³	t_{SU} T=25°C			5	ms
Input Logic Levels					
Input logic high	V_{IH}	0.75x V_{DD} -		-	V
Input logic low	V_{IL}				
Output Disable Time ⁴	t_{DA}			5	ns
Output Enable Time	t_{EN}			20	ns
Pull-Up Resistor ²	Pull-up exists on all digital IO		40		kΩ
CMOS Outputs					
Output Logic Levels					
Output logic high	V_{OH}	$I=\pm 6mA$	0.9x V_{DD} -	-	V
Output logic low	V_{OL}				
Output Transition time ⁴	t_R t_F	20% to 80% $C_L=15pf$		1.1 1.4	ns
Rise Time				2	
Fall Time				2	
Frequency	f_0	Commercial/Industrial temp range Automotive temp range	2.3		170 100 MHz
Output Duty Cycle	SYM		45		55 %
Period Jitter ⁵	J_{PER}	$F_{O1}=F_{O2}=125$ MHz		3	ps_{RMS}
Integrated Phase Noise	J_{CC}	200kHz to 20MHz @ 125MHz 100kHz to 20MHz @ 125MHz 12kHz to 20MHz @ 125MHz		0.3 0.38 1.7	2 ps_{RMS}


Notes:

1. Pin 4 V_{DD} should be filtered with 0.01uf capacitor.
2. Output is enabled if Enable pad is floated or not connected.
3. t_{SU} is time to 100PPM stable output frequency after V_{DD} is applied and outputs are enabled.
4. Output Waveform and Test Circuit figures below define the parameters.
5. Period Jitter includes crosstalk from adjacent output.


Nominal Performance Parameters (Unless specified otherwise: $T=25^\circ C$, $V_{DD}=3.3 V$)



Output Waveform: CMOS



Solder Reflow Profile





MSL 1 @ 260°C refer to JSTD-020C	
Ramp-Up Rate (200°C to Peak Temp)	3°C/Sec Max.
Preheat Time 150°C to 200°C	60-180 Sec
Time maintained above 217°C	60-150 Sec
Peak Temperature	255-260°C
Time within 5°C of actual Peak	20-40 Sec
Ramp-Down Rate	6°C/Sec Max.
Time 25°C to Peak Temperature	8 min Max.

Package Dimensions

3.2 x 2.5 mm 14 Lead Plastic Package


External Dimensions

units: mm[inch]



Recommended Solder Pad Layout

units: mm[inch]



Disclaimer:

Discera makes no warranty of any kind, express or implied, with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Discera reserves the right to make changes without further notice to materials described herein. Discera does not assume any liability arising from the application or use of any product or circuit described herein. Discera does not authorize its products for use a critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Discera's product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Discera against all charges.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Micrel](#):

[DSC2011FI1-E0009](#) [DSC2011FI1-E0012T](#) [DSC2011FI2-E0001](#) [DSC2011FI2-E0005](#) [DSC2011FI2-E0005T](#)
[DSC2011FI5-E0008](#) [DSC2011FI2-E0002](#)