

Data sheet acquired from Harris Semiconductor SCHS096

CMOS FIFO Register

4 Bits X 16 Words

High-Voltage Types (20-Volt Rating)

CD40105B is a low-power first-infirst-out (FIFO) "elastic" storage register that can store 16 4-bit words. It is capable of handling input and output data at different shifting rates. This feature makes it particularly useful as a buffer between asynchronous systems.

Each word position in the register is clocked by a control flip-flop, which stores a marker bit. A "1" signifies that the position's data is filled and a "0" denotes a vacancy in that position. The control flip-flop detects the state of the preceding flip-flop and communicates its own status to the succeeding flip-flop. When a control flip-flop is in the "0" state and sees a "1" in the preceding flip-flop, it generates a clock pulse that transfers data from the preceding four data latches into its own four data latches and resets the preceding flip-flop to "0". The first and last control flip-flops have buffered outputs. Since all empty locations "bubble" automatically to the input end, and all valid data ripple through to the output end, the status of the first control flip-flop (DATA-IN READY) indicates if the FIFO is full, and the status of the last flip-flop (DATA-OUT READY) indicates if the FIFO contains data. As the earliest data are removed from the bottom of the data stack (the output end), all data entered later will automatically propagate (ripple) toward the output.

Loading Data — Data can be entered whenever the DATA-IN READY (DIR) flag is high, by a low to high transition on the SHIFT-IN (SI) input. This input must go low momentarily before the next word is accepted by the FIFO. The DIR flag will go low momentarily, until the data have been trans-

Features:

- Independent asynchronous inputs and outputs
- 3-state outputs Expandable in either direction
- Status indicators on input and output Reset capability
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range): 1 V at V_{DD} = 5 V
 2 V at V_{DD} = 10 V
 2.5 V at V_{DD} = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

ferred to the second location. The flag will remain low when all 16-word locations are filled with valid data, and further pulses on the SI input will be ignored until DIR goes high.

Unloading Data — As soon as the first word has rippled to the output, DATA-OUT READY (DOR) goes high, and data can be removed by a falling edge on the SO input. This falling edge causes the DOR signal to go low while the word on the output is dumped and the next word moves to the output. As long as valid data are available in the FIFO, the DOR signal will go high again signifying that the next word is ready at the output. When the FIFO is empty, DOR will remain low, and any further commands will be ignored until a "1" marker ripples down to the last control register,

DO ٥n 12 Dι QI D2 92 03 - 03 DATA-OUT HIFT OUT 15 DATA-IN READY V_{DO} = 16 MASTER 92CS-27282R **FUNCTIONAL DIAGRAM**

Applications:

CD40105B Types

- Bit rate smoothing
- CPU/terminal buffering
- Data communications
- Peripheral buffering
- Line printer input buffers
- Auto dialers
- CRT buffer memories
- Radar data acquisition

when DOR goes high. Unloading of data is inhibited while the 3-state control input is high. The 3-state control signal should not be shifted from high to low (data outputs turned on) while the SHIFT-OUT is at logic 0. This level change would cause the first word to be shifted out (unloaded) immediately and the data to be lost.

Cascading — The CD40105B can be cascaded to form longer registers simply by connecting the DIR to SO and DOR to SI. In the cascaded mode, a MASTER RESET pulse must be applied after the supply voltage is turned on. For words wider than 4 bits, the DIR and the DOR outputs must be gated together with AND gates. Their outputs drive the SI and SO inputs in parallel, if expanding is done in both directions (see Figs. 3 and 15).

3-State Outputs — In order to facilitate data busing, 3-state outputs are provided on the data output lines, while the load condition of the register can be detected by the state of the DOR output.

Master Reset — A high on the MASTER RESET (MR) sets all the control logic marker bits to "0". DOR goes low and DIR goes high. The contents of the data register are not changed, only declared invalid, and will be superseded when the first word is loaded. The shift-in must be low during Master Reset.

The CD40105B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal) VOLTAGE RANGE, ALL INPUTS DC INPUT VOLTAGE RANGE, ALL INPUTS DC INPUT CURRENT, ANY ONE INPUT # 10mA POWER DISSIPATION PER PACKAGE (PD): For TA = -55°C to +100°C For TA = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW OPERATING-TEMPERATURE RANGE (TA) STORAGE TEMPERATURE RANGE (Tatg) -65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C

RECOMMENDED OPERATING CONDITIONS at 25°C, Except as Noted

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIM	UNITS		
	(V)	Min. Max.			
Supply-Voltage Range (For TA = Full Package -					
Temperature Range)	1 2 4	3	18	٧	
	. 5	– , ,	1.5		
Shift-In or Shift-Out Rate	10	· // /	3	MHz	
	15	. –	4		
;	5	200			
Shift-In Pulse Width (Pin 3)	10	80	-g -	ns	
en e	15	60		• • • •	
	5	180	-		
Shift-Out Pulse Width (Pin 15)	10	75	_	ns	
	15	55			
	5	_	15	100	
Shift-In or Shift-Out Rise Time	10	—	15	μs	
	15	_	15		
	5	_	15		
Shift-In Fall Time	10		15	μs	
	15		15		
	5	_	15		
Shift-Out Fall Time	10	_	5	μs	
	15		5		
	5	350	"	100	
Data Hold Time	10	150	-	ns	
Section 1997 But 1997 And American Section 1997	15	120	-		
	5	220	-	1	
Master Reset Pulse Width	10	90	-	ns	
	15	60	-	794	




Fig. 1 - Logic diagram for the CD401058.




Fig. 2 - CD40105B functional block diagram.




Fig. 3 - Expansion, 4-bits wide-by-16 N-bits long.




Fig. 4 — Typical output low (sink) current characteristics.





Fig. 5 – Minimum output low (sink) current characteristics.

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							NIT	
	V _O (V)	V _{IN} (V)	V _{DD}	–55	–40	+85	+125	Min.	+25 Typ.	Max.	S	
Quiescent Device Current, IDD Max.	_	0,5	.5	5	5	150	150		0.04	5	_	
	_	0,10	-10	10	10	300	300		0.04	10	μA	
	_	0,15	15	20	20	600	600	_	0.04	20	, m^	
		0,20	20	100	100	3000	3000		0.08	100		
Output Low (Sink) Current IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1			
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_		
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_		
	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	m	
Output High (Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_		
Output Voltage:	· -	0,5	5	0.05				_	0	0.05		
Low-Level,	_	0,10	10	0.05					0	0.05	V	
VOL Max.	_	0,15	15	0.05				_	0	0.05		
Output		0,5	5	4.95 4.95				5	_			
Voltage:	_	0,10	10	9.95				9.95	10	_		
High-Level, VOH Min.	_	0,15	15	14.95				14.95	15	_	1	
Input Low	0.5,4.5	_	5	1.5				-	-	1.5	\vdash	
Voltage	1,9	_	10	3				_	-	3	3	
VIL Max.	1.5,13.5	_	15	4				-	_	4	V	
Input High Voltage, V _{IH} Min.	0.5,4.5	_	5	3.5				3.5	_	-		
	1,9	_	10	7				7	_	-		
	1.5,13.5	_	15	. 11			11	_	-			
Input Current I _{IN} Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μ	
3-State Output Leakage	0,18	0,18	18	±0.4	±0.4	±12	±12	_	±10 ⁻⁴	±0.4	μ	



Leakage Current I_{OUT} Max.

Fig. 9 - Typical dynamic power dissipation as a function of frequency.




Fig. 10 - Dynamic power dissipation test circuit.




Fig. 6 - Typical output high (source) current characteristics.




Fig. 7 - Minimum output high (source) current characteristics.




Fig. 8 - Typical transition time as a function of load capacitance.




Fig. 11 - Quiescent-device-current test circuit.

CD40105B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C; Input t $_{r}$, t $_{f}$ = 20 ns, C $_{L}$ = 50 pF, R $_{L}$ = 200 k Ω

CHARACTERISTIC	TEST CONDI	LIMITS			UNITS	
		V _{DD} (V)	Min.	Тур.	Max.	
Propagation Delay Time: Shift-Out or Reset to Data-Out Ready, tpHL		5 10 15		185 90 65	370 180 130	n\$
Shift-In to Data-In Ready, tpHL		5 10 15	1 1	160 65 45	320 130 90	ns
Shift-Out to Q _n Out,		5 10 15	- -	210 100 70		ns
3-State Control to Data Out Note 1 tpZH, tpZL		5 10 15		140 60 40	280 120 80	ns
tpHZ, tpLZ		5 10 15	, , , .	100 50 40	200 100 80	ns
Ripple-Through Delay Input to Output,	. :	5 10 15	1 1 1	2 1 0.7	4 2 1.4	μs
Transition Time, t _{THL} , t _{TLH}		5 10 15	1 1-1	100 50 40	200 100 80	ns
Maximum Shift-In or Shift-Out Rate,		5 10 15	1.5 3 4	3 6 8	1, 1, 1	MHz
Minimum Shift-In Pulse Width, (Pin 3) tw	- ·	5 10 15	1 1 1	100 40 30	200 80 60	ns
Minimum Shift-Out Pulse Width, (Pin 15) ^t WL		5 10 15	1 1 1	90 35 25	180 75 55	ns
Maximum Shift-In or Shift-Out Rise Time, t _r		5 10 15	1 1 1	1 1	15 15 15	μs
Maximum Shift-In Fall Time, t _f		5 10 15	1 1	1 1 1	15 15 15	μs
Maximum Shift-Qut Fall Time, tr		5 10 15	- -	<u> </u>	15 5 5	μs
Minimum Data Setup Time, t _{SU}		5 10 15	-	- -	0 0 0	ns
Minimum Data Hold Time, t _H		5 10 15	-	175 75 60	350 150 120	ns
Data-In Ready Pulse Width, t _{WL}		5 10 15	1 1 1	260 100 70	520 200 140	ns
Data-Out Ready Pulse Width, t _{WL} (Pin 14)		5 10 15	, <u> </u>	220 90 65	440 180 130	ns
Minimum Master Reset Pulse Width, ^t WH		5 10 15		100 45 30	200 90 60	ns
Input Capacitance CIN	(Any Input)	_	_	5	7.5	pF

Note 1: The Output Enable Line (Pin 1) should be low for limits specified.




Fig. 12 - Input-voltage test circuit.





Fig. 13 - Input current test circuit.



TERMINAL ASSIGNMENT




Fig. 14 — Timing diagram for the CD40105B. Annual Section 14





Fig. 15 - Expansion, 8-bits-wide-by-16 N-bits long using CD40105.



Dimension and pad layout for CD40105B.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated