SCBS157F - JANUARY 1991 - REVISED MAY 1997

- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical VOLP (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- **Package Options Include Plastic** Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs


description

The 'ABT543A octal transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.


The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ABT543A . . . JT OR W PACKAGE SN74ABT543A...DB, DW, NT, OR PW PACKAGE (TOP VIEW)



SN54ABT543A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN54ABT543A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT543A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated




SCBS157F - JANUARY 1991 - REVISED MAY 1997

FUNCTION TABLE†

	OUTPUT			
CEAB	LEAB	OEAB	Α	В
Н	Х	Х	Χ	Z
Х	X	Н	Χ	Z
L	Н	L	Χ	в ₀ ‡
L	L	L	L	L
L	L	L	Н	Н

[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.



[‡]Output level before the indicated steady-state input conditions were established

SCBS157F - JANUARY 1991 - REVISED MAY 1997

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see N	Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high	or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN	54ABT543A	96 mA
SN ⁻	74ABT543A	128 mA
Input clamp current, I _{IK} (V _I < 0)		–18 mA
Output clamp current, I _{OK} (V _O < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 2):	DB package	104°C/W
***	DW package	81°C/W
	NT package	67°C/W
	PW package	120°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



SCBS157F - JANUARY 1991 - REVISED MAY 1997

recommended operating conditions (see Note 3)

			SN54AB	T543A	SN74AB	T543A	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	VIH High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
٧ _I	V _I Input voltage		0	VCC	0	Vcc	V
ЮН	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		5		5	ns/V
TA	Operating free-air temperature		- 55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO.	NDITIONS	Т	T _A = 25°C			T543A	SN74AB	UNIT			
PAI	RAMETER	TEST CO	NUTTIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT		
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	V		
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5				
Voн	V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		٧			
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v		
		vCC = 4.5 v	$I_{OH} = -32 \text{ mA}$	2*					2				
Voi		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V		
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v		
V _{hys}					100						mV		
1.	Control inputs	V _{CC} = 5.5 V,	V00 - 5 5 V	//- //aa ar CND			±1		±1		±1	μΑ	
l _l	A or B ports	vCC = 5.5 v,	$V_I = V_{CC}$ or GND			±100		±100		±100	μΑ		
loz _H ‡		$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			10§		10§		10§	μΑ		
l _{OZL} ‡		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-10§		-10§		-10§	μΑ		
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ		
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ		
IO¶		V _{CC} = 5.5 V,	V _O = 2.5 V	-50*	-100	-180*	-50	-200	-50	-180	mA		
		V _{CC} = 5.5 V,	Outputs high		1	250*		350		250	μΑ		
lcc	A or B ports	$I_{O} = 0$,	Outputs low		24	30*		34		30	mA		
		$V_I = V_{CC}$ or GND	Outputs disabled		0.5	250*		350		250	μΑ		
ΔI _{CC} #		V _{CC} = 5.5 V, One ir Other inputs at V _{CC}				1.5		1.5		1.5	mA		
Ci	Control inputs	V _I = 2.5 V or 0.5 V			4						pF		
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V			7						pF		

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at V_{CC} = 5 V. ‡ The parameters I_{OZH} and I_{OZL} include the input leakage current.

[§] This data sheet limit may vary among suppliers.

 $[\]P$ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $^{^{\#}}$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS157F - JANUARY 1991 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

						SN54ABT543A				
				V _{CC} =	= 5 V, 25°C	MIN	MAX	UNIT		
					MAX					
t _W	t _W Pulse duration, LEAB or LEBA low			3.5		3.5		ns		
		Data before LEAB or LEBA	High	2.5		2.5				
۱.	Setup time		Low	3		3		ns		
t _{su}	Setup time	Data before CEAB or CEBAT	High	2.5		2.5		115		
			Low	3		3				
.	Hold time	Data after LEAB or LEBA↑		1		1		ns		
th	i ioiu time	Data after CEAB or CEBA↑		1		1		115		

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

					SN74AE	3T543A		
				V _{CC} = 5 V, T _A = 25°C		MIN	MAX	UNIT
					MAX	1		
t _W Pulse duration, LEAB or LEBA low			3.5		3.5		ns	
		Data before LEAB or LEBA↑	High	3.5		3.5		
	Setup time		Low	3		3		ns
t _{su}	Setup time	Data before CEAB or CEBA↑	High	3.5		3.5		115
		Data before CEAB of CEBA	Low	3		3		
t _h Hold time	Hold time	Data after LEAB or LEBA↑	·	0.5		0.5		ns
	Holu tillie	Data after CEAB or CEBA↑		0.5		0.5		115

SCBS157F - JANUARY 1991 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

				SN5	4ABT54	3A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
t _{PLH}	A or B	B or A	1.6†	4.4	4.4	1.6†	5.5	ns
t _{PHL}		BULK	1.6	4.4	5.1	1.6	6.2	115
tPLH	LEBA or LEAB	A or B	1.6†	4.1	5.1	1.6†	6.6	ns
t _{PHL}		AUIB	1.6	4.6	5.4	1.6	6.4	115
^t PZH	OFDA OFAD	DEAB A or B	1.4	3.9	4.1	1.4	5.1	ns
tPZL	OEBA or OEAB		2	5	4.9	2	5.8	115
^t PHZ	OEBA or OEAB	A or B	2.5†	5.9	5.8	2.5†	6.9	ns
t _{PLZ}	OEDA OI OEAD		2.5†	5.5	6.1	2.5†	7.6	115
^t PZH	CEBA or CEAB	A - :: D	1.4	3.9	4.7	1.4	5.6	20
tPZL		A or B	2	5	5.7	2	6.2	ns
^t PHZ	CEBA or CEAB	A - :: D	3.2†	5.9	6.5	3.2†	7.3	ne
t _{PLZ}	OLDA OI OLAD	A or B	2.5†	5.5	6.7	2.5†	7.8	ns

[†] This data sheet limit may vary among suppliers.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

				SN7	4ABT54	13A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
^t PLH	A or B	B or A	1.8†	4.4	5.9	1.8†	6.9	ns
t _{PHL}		BUIA	1.9	4.4	5.9	1.9	6.9	115
tPLH	LEBA or LEAB	A or B	1.5†	4.1	5.6	1.5†	6.6	ns
t _{PHL}		AUID	2.1	4.6	6.1	2.1	7.1	115
^t PZH	OFDA OFAD	A or OEAB A or B	1.4	3.9	5.4	1.4	6.4	ns
t _{PZL}	OEDA OI OEAD		2.5	5	6.5	2.5	7.5	
t _{PHZ}	OEBA or OEAB	A or B	2.5†	5.9	7.4	2.5†	8.4	ns
t _{PLZ}	OEDA OI OEAD	AOIB	2.5†	5.5	7	2.5†	8	115
^t PZH	CEBA or CEAB	CEAB A or B	1.4	3.9	5.4	1.4	6.4	ns
tPZL	CERA OL CEAR		2.5	5	6.5	2.5	7.5	115
^t PHZ	CEBA or CEAB	A or B	2.9†	5.9	7.4	2.9†	8.4	ne
^t PLZ	OLDA OF CEAD	AUID	2.4†	5.5	7	2.4†	8	ns

[†]This data sheet limit may vary among suppliers.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated