

BROADCAST FM RADIO RECEIVER FOR CONSUMER ELECTRONICS

Features

- Worldwide FM band support (64–108 MHz)
- Integrated antenna support
- EN55020 compliant
- Excellent real-world performance
- Freq synthesizer with integrated VCO
- Advanced FM seek tuning
- Automatic frequency control (AFC)
- Automatic gain control (AGC)
- Digital FM stereo decoder
- Minimal BOM
- Programmable de-emphasis
- Programmable reference clock
- Volume control
- Adjustable soft mute control
- RDS/RBDS processor (Si4705)
- Optional digital audio out (Si4705)
- 2-wire and 3-wire control interface
- Integrated LDO regulator
- Signal quality measurements
- 2.7 to 5.5 V supply voltage
- 3x3 mm 20-pin QFN package
 - RoHS compliant


Applications

- Table and portable radios
- Stereos
- Mini/micro systems
- CD/DVD players
- Boom boxes
- Modules
- Clock radios
- Mini HiFi
- Entertainment systems

Description

The Si4704/05 integrates all functions required for an advanced broadcast FM radio receiver, from antenna input to stereo audio output.


Functional Block Diagram



Ordering Information:
See page 28.

Pin Assignments

Si4704/05-GM (Top View)



This product, its features, and/or its architecture is covered by one or more of the following patents, as well as other patents, pending and issued, both foreign and domestic: 7,127,217; 7,272,373; 7,272,375; 7,321,324; 7,355,476; 7,426,376; 7,471,940; 7,339,503; 7,339,504.

Not Recommended

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Typical Application Schematic	16
3. Bill of Materials	17
4. Functional Description	18
4.1. Overview	18
4.2. Application Schematics and Operating Modes	19
4.3. FM Receiver	19
4.4. Digital Audio Interface (Si4705 Only)	19
4.5. Stereo Audio Processing	21
4.6. De-emphasis	21
4.7. Stereo DAC	21
4.8. Soft Mute	21
4.9. RDS/RBDS Processor (Si4705 Only)	21
4.10. Tuning	22
4.11. Seek	22
4.12. Reference Clock	22
4.13. Control Interface	22
4.14. GPO Outputs	24
4.15. Reset, Powerup, and Powerdown	24
4.16. Programming with Commands	24
5. Commands and Properties	25
6. Pin Descriptions: Si4704/05-GM	27
7. Ordering Guide	28
8. Package Markings (Top Marks)	29
8.1. Si4704 Top Mark	29
8.2. Si4705 Top Mark	29
8.3. Top Mark Explanation	29
9. Package Outline: Si4704/05-GM	30
10. PCB Land Pattern: Si4704/05-C40-GM	31
11. Additional Reference Resources	33
Document Change List	34
Contact Information	36

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply Voltage	V_{DD}		2.7	—	5.5	V
Interface Supply Voltage	V_{IO}		1.85	—	3.6	V
Digital Power Supply Powerup Rise Time	V_{DRISE}		10	—	—	μ s
Interface Power Supply Powerup Rise Time	V_{IORISE}		10	—	—	μ s
Ambient Temperature	T_A		–20	25	85	°C
Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at V_{DD} = 3.3 V and 25 °C unless otherwise stated. Parameters are tested in production unless otherwise stated.						

Table 2. Absolute Maximum Ratings^{1,2}

Parameter	Symbol	Value	Unit
Supply Voltage	V_{DD}	–0.5 to 5.8	V
Interface Supply Voltage	V_{IO}	–0.5 to 3.9	V
Input Current ³	I_{IN}	10	mA
Input Voltage ³	V_{IN}	–0.3 to ($V_{IO} + 0.3$)	V
Operating Temperature	T_{OP}	–40 to 95	°C
Storage Temperature	T_{STG}	–55 to 150	°C
RF Input Level ⁴		0.4	V_{PK}
Notes: 1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure beyond recommended operating conditions for extended periods may affect device reliability. 2. The Si4704/05 devices are high-performance RF integrated circuits with certain pins having an ESD rating of < 2 kV HBM. Handling and assembly of these devices should be done only at ESD-protected workstations. 3. For input pins SCLK, SEN, SDIO, RST, RCLK, DCLK, DFS, GPO1, GPO2, and GPO3. 4. At RF input pin, FMI.			

Table 3. DC Characteristics(V_{DD} = 2.7 to 5.5 V, V_{IO} = 1.85 to 3.6 V, T_A = –20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
FM Receiver to Line Output						
Supply Current ¹	I _{FM}		—	19.2	22	mA
Supply Current ²	I _{FM}	Low SNR level	—	19.9	23	mA
RDS Supply Current ¹	I _{FM}		—	19.2	23	mA
Supplies and Interface						
Interface Supply Current	I _{IO}		—	320	600	μA
V _{DD} Powerdown Current	I _{DDPD}		—	10	20	μA
V _{IO} Powerdown Current	I _{IOPD}	SCLK, RCLK inactive	—	1	10	μA
High Level Input Voltage ³	V _{IH}		0.7 × V _{IO}	—	V _{IO} + 0.3	V
Low Level Input Voltage ³	V _{IL}		–0.3	—	0.3 × V _{IO}	V
High Level Input Current ³	I _{IH}	V _{IN} = V _{IO} = 3.6 V	–10	—	10	μA
Low Level Input Current ³	I _{IL}	V _{IN} = 0 V, V _{IO} = 3.6 V	–10	—	10	μA
High Level Output Voltage ⁴	V _{OH}	I _{OUT} = 500 μA	0.8 × V _{IO}	—	—	V
Low Level Output Voltage ⁴	V _{OL}	I _{OUT} = –500 μA	—	—	0.2 × V _{IO}	V
Notes: 1. Guaranteed by characterization. 2. LNA is automatically switched to higher current mode for optimum sensitivity in weak signal conditions. 3. For input pins SCLK, SEN, SDIO, RST, RCLK, DCLK, DFS, GPO1, GPO2, and GPO3. 4. For output pins SDIO, DOUT, GPO1, GPO2, and GPO3.						

Table 4. Reset Timing Characteristics^{1,2,3}

($V_{DD} = 2.7$ to 5.5 V, $V_{IO} = 1.85$ to 3.6 V, $T_A = -20$ to 85 °C)

Parameter	Symbol	Min	Typ	Max	Unit
$\overline{RST}$ Pulse Width and GPO1, GPO2/ $\overline{INT}$ Setup to $\overline{RST}\uparrow^4$	t_{SRST}	100	—	—	μs
GPO1, GPO2/ $\overline{INT}$ Hold from $\overline{RST}\uparrow$	t_{HRST}	30	—	—	ns

Important Notes:

1. When selecting 2-wire mode, the user must ensure that a 2-wire start condition (falling edge of SDIO while SCLK is high) does not occur within 300 ns before the rising edge of $\overline{RST}$.
2. When selecting 2-wire mode, the user must ensure that SCLK is high during the rising edge of $\overline{RST}$, and stays high until after the first start condition.
3. When selecting 3-wire or SPI modes, the user must ensure that a rising edge of SCLK does not occur within 300 ns before the rising edge of $\overline{RST}$.
4. If GPO1 and GPO2 are actively driven by the user, then minimum t_{SRST} is only 30 ns. If GPO1 or GPO2 is high impedance, then minimum t_{SRST} is 100 μs to provide time for on-chip 1 M Ω devices (active while $\overline{RST}$ is low) to pull GPO1 high and GPO2 low.




Figure 1. Reset Timing Parameters for Busmode Select

Table 5. 2-Wire Control Interface Characteristics^{1,2,3}(V_{DD} = 2.7 to 5.5 V, V_{IO} = 1.85 to 3.6 V, T_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK Frequency	f _{SCL}		0	—	400	kHz
SCLK Low Time	t _{LOW}		1.3	—	—	μs
SCLK High Time	t _{HIGH}		0.6	—	—	μs
SCLK Input to SDIO ↓ Setup (START)	t _{SU:STA}		0.6	—	—	μs
SCLK Input to SDIO ↓ Hold (START)	t _{HD:STA}		0.6	—	—	μs
SDIO Input to SCLK ↑ Setup	t _{SU:DAT}		100	—	—	ns
SDIO Input to SCLK ↓ Hold ^{4, 5}	t _{HD:DAT}		0	—	900	ns
SCLK Input to SDIO ↑ Setup (STOP)	t _{SU:STO}		0.6	—	—	μs
STOP to START Time	t _{BUF}		1.3	—	—	μs
SDIO Output Fall Time	t _{f:OUT}		$20 + 0.1 \frac{C_b}{1\text{pF}}$	—	250	ns
SDIO Input, SCLK Rise/Fall Time	t _{f:IN} t _{r:IN}		$20 + 0.1 \frac{C_b}{1\text{pF}}$	—	300	ns
SCLK, SDIO Capacitive Loading	C _b		—	—	50	pF
Input Filter Pulse Suppression	t _{SP}		—	—	50	ns

Notes:

1. When V_{IO} = 0 V, SCLK and SDIO are low impedance.
2. When selecting 2-wire mode, the user must ensure that a 2-wire start condition (falling edge of SDIO while SCLK is high) does not occur within 300 ns before the rising edge of RST.
3. When selecting 2-wire mode, the user must ensure that SCLK is high during the rising edge of $\overline{\text{RST}}$, and stays high until after the first start condition.
4. The Si4704/05 delays SDIO by a minimum of 300 ns from the V_{IH} threshold of SCLK to comply with the minimum t_{HD:DAT} specification.
5. The maximum t_{HD:DAT} has only to be met when f_{SCL} = 400 kHz. At frequencies below 400 KHz, t_{HD:DAT} may be violated as long as all other timing parameters are met.




Figure 2. 2-Wire Control Interface Read and Write Timing Parameters




Figure 3. 2-Wire Control Interface Read and Write Timing Diagram

Table 6. 3-Wire Control Interface Characteristics(V_{DD} = 2.7 to 5.5 V, V_{IO} = 1.85 to 3.6 V, T_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK Frequency	f _{CLK}		0	—	2.5	MHz
SCLK High Time	t _{HIGH}		25	—	—	ns
SCLK Low Time	t _{LOW}		25	—	—	ns
SDIO Input, $\overline{\text{SEN}}$ to SCLK $\uparrow$ Setup	t _S		20	—	—	ns
SDIO Input to SCLK $\uparrow$ Hold	t _{HSDIO}		10	—	—	ns
$\overline{\text{SEN}}$ Input to SCLK $\downarrow$ Hold	t _{HSEN}		10	—	—	ns
SCLK $\uparrow$ to SDIO Output Valid	t _{CDV}	Read	2	—	25	ns
SCLK $\uparrow$ to SDIO Output High Z	t _{CDZ}	Read	2	—	25	ns
SCLK, $\overline{\text{SEN}}$, SDIO, Rise/Fall Time	t _R , t _F		—	—	10	ns



**Figure 4. 3-Wire Control Interface Write Timing Parameters****Figure 5. 3-Wire Control Interface Read Timing Parameters**

Table 7. SPI Control Interface Characteristics

($V_{DD} = 2.7$ to 5.5 V, $V_{IO} = 1.85$ to 3.6 V, $T_A = -20$ to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK Frequency	f_{CLK}		0	—	2.5	MHz
SCLK High Time	t_{HIGH}		25	—	—	ns
SCLK Low Time	t_{LOW}		25	—	—	ns
SDIO Input, $\overline{SEN}$ to SCLK $\uparrow$ Setup	t_S		15	—	—	ns
SDIO Input to SCLK $\uparrow$ Hold	t_{HSDIO}		10	—	—	ns
$\overline{SEN}$ Input to SCLK $\downarrow$ Hold	t_{HSEN}		5	—	—	ns
SCLK $\downarrow$ to SDIO Output Valid	t_{CDV}	Read	2	—	25	ns
SCLK $\downarrow$ to SDIO Output High Z	t_{CDZ}	Read	2	—	25	ns
SCLK, $\overline{SEN}$, SDIO, Rise/Fall time	t_R t_F		—	—	10	ns

Note: When selecting SPI mode, the user must ensure that a rising edge of SCLK does not occur within 300 ns before the rising edge of RST.




Figure 6. SPI Control Interface Write Timing Parameters




Figure 7. SPI Control Interface Read Timing Parameters

Table 8. Digital Audio Interface Characteristics(V_{DD} = 2.7 to 5.5 V, V_{IO} = 1.85 to 3.6 V, T_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
DCLK Cycle Time	t _{DCT}		26	—	1000	ns
DCLK Pulse Width High	t _{DCH}		10	—	—	ns
DCLK Pulse Width Low	t _{DCL}		10	—	—	ns
DFS Set-up Time to DCLK Rising Edge	t _{SU:DFS}		5	—	—	ns
DFS Hold Time from DCLK Rising Edge	t _{HD:DFS}		5	—	—	ns
DOUT Propagation Delay from DCLK Falling Edge	t _{PD:DOUT}		0	—	12	ns


**Figure 8. Digital Audio Interface Timing Parameters, I²S Mode**

Table 9. FM Receiver Characteristics^{1,2}

($V_{DD} = 2.7$ to 5.5 V, $V_{IO} = 1.85$ to 3.6 V, $T_A = -20$ to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input Frequency	f_{RF}		76	—	108	MHz
Sensitivity with Headphone Network ^{3,4,5}		(S+N)/N = 26 dB	—	2.2	3.5	μ V EMF
Sensitivity with 50 Ω Network ^{3,4,5,6}		(S+N)/N = 26 dB	—	1.1	—	μ V EMF
RDS Sensitivity ⁶		$\Delta f = 2$ kHz, RDS BLER < 5%	—	15	—	μ V EMF
LPI Sensitivity ⁶			—	3.5	—	μ V EMF
LNA Input Resistance ^{6,7}			3	4	5	k Ω
LNA Input Capacitance ^{6,7}			4	5	6	pF
Input IP3 ^{6,8}			100	105	—	dB μ V EMF
AM Suppression ^{3,4,6,7}		m = 0.3	40	50	—	dB
Adjacent Channel Selectivity		± 200 kHz	35	50	—	dB
Alternate Channel Selectivity		± 400 kHz	60	70	—	dB
Spurious Response Rejection ⁶		In-band	35	—	—	dB
Audio Output Voltage ^{3,4,7}			72	80	90	mV _{RMS}
Audio Output L/R Imbalance ^{3,7,9}			—	—	1	dB
Audio Frequency Response Low ⁶		–3 dB	—	—	30	Hz
Audio Frequency Response High ⁶		–3 dB	15	—	—	kHz
Audio Stereo Separation ^{7,9}			32	42	—	dB
Audio Mono S/N ^{3,4,5,7,10}			55	63	—	dB
Audio Stereo S/N ^{4,5,6,7,10,11}			—	58	—	dB
Blocking Sensitivity ^{3,6,12,13}		$\Delta f = \pm 400$ kHz	—	32	—	dB μ V
		$\Delta f = \pm 4$ MHz	—	38	—	dB μ V

Notes:

1. Additional testing information is available in application note, “AN388: Si470x/1x/2x/3x/4x Evaluation Board Test Procedure.” Volume = maximum for all tests. Tested at RF = 98.1 MHz.
2. To ensure proper operation and receiver performance, follow the guidelines in “AN383: Si47xx Antenna, Schematic, Layout, and Design Guidelines” Silicon Laboratories will evaluate schematics and layouts for qualified customers.
3. $F_{MOD} = 1$ kHz, 75 μ s de-emphasis, MONO = enabled, and L = R unless noted otherwise.
4. $\Delta f = 22.5$ kHz.
5. $B_{AF} = 300$ Hz to 15 kHz, A-weighted.
6. Guaranteed by characterization.
7. $V_{EMF} = 1$ mV.
8. $|f_2 - f_1| > 2$ MHz, $f_0 = 2 \times f_1 - f_2$. AGC is disabled.
9. $\Delta f = 75$ kHz.
10. At L_{OUT} and R_{OUT} pins.
11. Analog audio output mode.
12. Blocker Amplitude = 100 dB μ V
13. Sensitivity measured at (S+N)/N = 26 dB.
14. At temperature 25°C.

Table 9. FM Receiver Characteristics^{1,2} (Continued)(V_{DD} = 2.7 to 5.5 V, V_{IO} = 1.85 to 3.6 V, T_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Intermod Sensitivity ^{3,6,12,13}		$\Delta f = \pm 400 \text{ kHz}, \pm 800 \text{ kHz}$	—	40	—	dB μ V
		$\Delta f = \pm 4 \text{ MHz}, \pm 8 \text{ MHz}$	—	35	—	dB μ V
Audio THD ^{3,7,9}			—	0.1	0.5	%
De-emphasis Time Constant ⁶		FM_DEEMPHASIS = 2	70	75	80	μ s
		FM_DEEMPHASIS = 1	45	50	54	μ s
Audio Output Load Resistance ^{6,10}	R _L	Single-ended	10	—	—	k Ω
Audio Output Load Capacitance ^{6,10}	C _L	Single-ended	—	—	50	pF
Seek/Tune Time ⁶		RCLK tolerance = 100 ppm	—	—	60	ms/channel
Powerup Time ⁶		From powerdown	—	—	110	ms
RSSI Offset ¹⁴		Input levels of 8 and 60 dB μ V at RF Input	-3	—	3	dB

Notes:

1. Additional testing information is available in application note, "AN388: Si470x/1x/2x/3x/4x Evaluation Board Test Procedure." Volume = maximum for all tests. Tested at RF = 98.1 MHz.
2. To ensure proper operation and receiver performance, follow the guidelines in "AN383: Si47xx Antenna, Schematic, Layout, and Design Guidelines" Silicon Laboratories will evaluate schematics and layouts for qualified customers.
3. F_{MOD} = 1 kHz, 75 μ s de-emphasis, MONO = enabled, and L = R unless noted otherwise.
4. $\Delta f = 22.5 \text{ kHz}$.
5. B_{AF} = 300 Hz to 15 kHz, A-weighted.
6. Guaranteed by characterization.
7. V_{EMF} = 1 mV.
8. $|f_2 - f_1| > 2 \text{ MHz}$, f₀ = 2 x f₁ - f₂. AGC is disabled.
9. $\Delta f = 75 \text{ kHz}$.
10. At L_{OUT} and R_{OUT} pins.
11. Analog audio output mode.
12. Blocker Amplitude = 100 dB μ V
13. Sensitivity measured at (S+N)/N = 26 dB.
14. At temperature 25°C.

Table 10. 64–75.9 MHz Input Frequency FM Receiver Characteristics^{1,2,6}(V_{DD} = 2.7 to 5.5 V, V_{IO} = 1.85 to 3.6 V, T_A = –20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input Frequency	f _{RF}		64	—	75.9	MHz
Sensitivity with Headphone Network ^{3,4,5}		(S+N)/N = 26 dB	—	4.0	—	μV EMF
LNA Input Resistance ⁷			3	4	5	kΩ
LNA Input Capacitance ⁷			4	5	6	pF
Input IP3 ⁸			100	105	—	dBμV EMF
AM Suppression ^{3,4,7}		m = 0.3	40	50	—	dB
Adjacent Channel Selectivity		±200 kHz	—	50	—	dB
Alternate Channel Selectivity		±400 kHz	—	70	—	dB
Audio Output Voltage ^{3,4,7}			72	80	90	mV _{RMS}
Audio Output L/R Imbalance ^{3,7,9}			—	—	1	dB
Audio Frequency Response Low		–3 dB	—	—	30	Hz
Audio Frequency Response High		–3 dB	15	—	—	kHz
Audio Mono S/N ^{3,4,5,7,10}			55	63	—	dB
Audio THD ^{3,7,9}			—	0.1	0.5	%
De-emphasis Time Constant		FM_DEEMPHASIS = 2	70	75	80	μs
		FM_DEEMPHASIS = 1	45	50	54	μs
Audio Output Load Resistance ¹⁰	R _L	Single-ended	10	—	—	kΩ
Audio Output Load Capacitance ¹⁰	C _L	Single-ended	—	—	50	pF
Seek/Tune Time		RCLK tolerance = 100 ppm	—	—	60	ms/channel
Powerup Time		From powerdown	—	—	110	ms
RSSI Offset ¹¹		Input levels of 8 and 60 dBμV EMF	–3	—	3	dB


Notes:

1. Additional testing information is available in “AN388: Si470x/1x/2x/3x/4x Evaluation Board Test Procedure.” Volume = maximum for all tests. Tested at RF = 98.1 MHz.
2. To ensure proper operation and receiver performance, follow the guidelines in “AN383: Si47xx Antenna, Schematic, Layout, and Design Guidelines.” Silicon Laboratories will evaluate schematics and layouts for qualified customers.
3. F_{MOD} = 1 kHz, 75 μs de-emphasis, MONO = enabled, and L = R unless noted otherwise.
4. Δf = 22.5 kHz.
5. B_{AF} = 300 Hz to 15 kHz, A-weighted.
6. Guaranteed by characterization.
7. V_{EMF} = 1 mV.
8. |f₂ – f₁| > 2 MHz, f₀ = 2 x f₁ – f₂. AGC is disabled.
9. Δf = 75 kHz.
10. At L_{OUT} and R_{OUT} pins.
11. At temperature (25 °C).

Table 11. Reference Clock and Crystal Characteristics(V_{DD} = 2.7 to 5.5 V, V_{IO} = 1.85 to 3.6 V, T_A = -20 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Reference Clock						
RCLK Supported Frequencies ¹			31.130	32.768	40,000	kHz
RCLK Frequency Tolerance ²			-100	—	100	ppm
REFCLK_PRESCALE			1	—	4095	
REFCLK			31.130	32.768	34.406	kHz
Crystal Oscillator						
Crystal Oscillator Frequency			—	32.768	—	kHz
Crystal Frequency Tolerance ²			-100	—	100	ppm
Board Capacitance			—	—	3.5	pF
Notes: 1. The Si4704/05 divides the RCLK input by REFCLK_PRESCALE to obtain REFCLK. There are some RCLK frequencies between 31.130 kHz and 40 MHz that are not supported. See “AN332: Si47xx Programming Guide,” Table 6 for more details. 2. A frequency tolerance of ±50 ppm is required for FM seek/tune using 50 kHz channel spacing.						

2. Typical Application Schematic



Notes:

1. Place C1 close to V_{DD} pin.
2. All grounds connect directly to GND plane on PCB.
3. Pins 1 and 20 are no connects, leave floating.
4. To ensure proper operation and receiver performance, follow the guidelines in "AN383: Si47xx Antenna, Schematic, Layout, and Design Guidelines" Silicon Laboratories will evaluate schematics and layouts for qualified customers.
5. Pin 2 or Pin 4 connects to the FM antenna interface. Pin 2 is for a headphone antenna. Pin 4 is for an integrated antenna.
6. Place Si4704/05 as close as possible to antenna and keep the FMI and LPI traces as short as possible.

3. Bill of Materials

Component(s)	Value/Description	Supplier
C1	Supply bypass capacitor, 22 nF, $\pm 20\%$, Z5U/X7R	Murata
U1	Si4704/05 FM Radio Receiver	Silicon Laboratories
Optional Components		
C2, C3	Crystal load capacitors, 22 pF, $\pm 5\%$, COG (Optional: for crystal oscillator option)	Venkel
X1	32.768 kHz crystal (Optional: for crystal oscillator option)	Epson
R1	Resistor, 2 k Ω (Optional: for digital audio)	Venkel
R2	Resistor, 2 k Ω (Optional: for digital audio)	Venkel
R3	Resistor, 600 Ω (Optional: for digital audio)	Venkel

4. Functional Description

4.1. Overview




Figure 9. Functional Block Diagram

The Si4704/05 device leverages Silicon Laboratories' highly successful and proven Si4700/01/02/03 FM receiver, and offers unmatched integration and performance. The Si4704/05 offers additional features, such as EN55020 compliance, embedded antenna support, and a digital audio interface. The Si4704/05 is layout compatible with Silicon Laboratories' Si4710/11 FM Transmitter, Si4720/21 FM Transceiver, and Si4730/31 AM/FM Receiver. The Si4704/05 is the first FM radio receiver integrated circuit to support a short PCB trace or wire antenna, which can be integrated into the enclosure or PCB.

The Si4704/05's digital integration reduces the required external components of traditional offerings, resulting in a solution requiring only an external inductor and bypass capacitor, and occupying board space of approximately 15 mm². Other advantages of the Si4704/05 include highly reliable device manufacturing, excellent quality, and ease of use to design-in and program.

The Si4704/05 includes line outputs from the on-chip digital-to-analog converters (DAC), digital audio mixers, a programmable reference clock input, and a configurable digital audio interface with the Si4705. The chip supports an I²C-compliant 2-wire interface, an Si4700/01/02/03 backwards compatible 3-wire control interface, and an SPI control interface.

The Si4704/05 performs much of the FM demodulation digitally to achieve high fidelity, optimal performance versus power consumption, and flexibility of design. The on-board DSP provides unmatched pilot rejection, selectivity, and optimum sound quality. The Si4704/05 offers both the manufacturer and the end-user unmatched programmability and flexibility in the listening experience.

The Si4705 incorporates on-board processing capability for the European Radio Data System (RDS) and the US Radio Broadcast Data System (RBDS) including all the symbol encoding/decoding, block synchronization, error detection, and error correction functions. RDS allows digital information sent from the broadcaster to be displayed, such as station ID, song name, and music category. In Europe, alternate frequency (AF) information is also provided to automatically change stations in areas where broadcasters use multiple frequencies.

The Si4704/05 has two separate RF inputs. FMI is the input for use with a traditional FM antenna. The LPI input is for use with a short PCB trace or wire antenna that may be integrated into the system enclosure. There is a clocking mode to choose to clock the Si4704/05 from a reference clock or crystal. On the Si4705, there is an audio output mode to choose between an analog and/or digital audio output.

In the analog audio output mode, pin 13 is ROUT, pin 14 is LOUT, and pin 17 is GPO3. In the digital audio mode, pin 15 is DOUT, pin 16 is DFS, and pin 17 is DCLK. Concurrent analog/digital audio output mode requires pins 13, 14, 15, 16, and 17.

The digital audio interface operates in slave mode and supports a variety of MSB-first audio data formats including I²S and left-justified modes. The interface has three pins: digital data input (DIN), digital frame synchronization input (DFS), and a digital bit synchronization input clock (DCLK). The Si4704/05 supports a number of industry-standard sampling rates including 32, 40, 44.1, and 48 kHz. The digital audio interface enables low-power operation by eliminating the need for redundant DACs and ADCs on the audio baseband processor.

The Si4704/05 is reset by applying a logic low on $\overline{\text{RST}}$ signal. This causes all register values to be reset to their default values. The digital output interface supply (V_{IO}) provides voltage to the $\overline{\text{RST}}$, SEN, SDIO, RCLK, DOUT, DFS, and DCLK pins and can be connected to the audio baseband processor's supply voltage to save power and remove the need for voltage level translators. RCLK is not required for register operation.

The Si4704/05 reference clock is programmable, supporting many RCLK inputs as shown in Table 11.

4.2. Application Schematics and Operating Modes

The application schematic for the Si4704/05 is shown in Section "2. Typical Application Schematic" on page 16. The Si4704/05 supports selectable analog, digital, or concurrent analog and digital audio output modes. In the analog output mode, pin 13 is ROUT, pin 14 is LOUT, and pin 17 is GPO3. In the digital output mode, pin 15 is DOUT, pin 16 is DFS, and pin 17 is DCLK. Concurrent analog and digital audio output mode requires pins 13, 14, 15, 16, and 17. In addition to output mode, there is a clocking mode to clock the Si4704/05 from a reference clock or crystal oscillator. The user sets the operating modes with commands as described in Section "5. Commands and Properties" on page 25.

4.3. FM Receiver

The Si4704/05 FM receiver is based on the proven Si4700/01 FM tuner. The receiver uses a digital low-IF architecture allowing the elimination of external components and factory adjustments. The Si4704/05 integrates a low noise amplifier (LNA) supporting the worldwide FM broadcast band (64 to 108 MHz). An AGC circuit controls the gain of the LNA to optimize sensitivity and rejection of strong interferers. An image-reject mixer downconverts the RF signal to low-IF.

The quadrature mixer output is amplified, filtered, and digitized with high resolution analog-to-digital converters (ADCs). This advanced architecture allows the Si4704/05 to perform channel selection, FM demodulation, and stereo audio processing to achieve superior performance compared to traditional analog architectures.

4.4. Digital Audio Interface (Si4705 Only)

The digital audio interface operates in slave mode and supports three different audio data formats:

- I²S
- Left-Justified
- DSP Mode

4.4.1. Audio Data Formats

In I²S mode, by default the MSB is captured on the second rising edge of DCLK following each DFS transition. The remaining bits of the word are sent in order, down to the LSB. The left channel is transferred first when the DFS is low, and the right channel is transferred when the DFS is high.

In Left-Justified mode, by default the MSB is captured on the first rising edge of DCLK following each DFS transition. The remaining bits of the word are sent in order, down to the LSB. The left channel is transferred first when the DFS is high, and the right channel is transferred when the DFS is low.

In DSP mode, the DFS becomes a pulse with a width of 1DCLK period. The left channel is transferred first, followed right away by the right channel. There are two options in transferring the digital audio data in DSP mode: the MSB of the left channel can be transferred on the first rising edge of DCLK following the DFS pulse or on the second rising edge.

In all audio formats, depending on the word size, DCLK frequency, and sample rates, there may be unused DCLK cycles after the LSB of each word before the next DFS transition and MSB of the next word. In addition, if preferred, the user can configure the MSB to be captured on the falling edge of DCLK via properties.

The number of audio bits can be configured for 8, 16, 20, or 24 bits.

4.4.2. Audio Sample Rates

The device supports a number of industry-standard sampling rates including 32, 40, 44.1, and 48 kHz. The digital audio interface enables low-power operation by eliminating the need for redundant DACs on the audio baseband processor.




Figure 10. I²S Digital Audio Format




Figure 11. Left-Justified Digital Audio Format




Figure 12. DSP Digital Audio Format

4.5. Stereo Audio Processing

The output of the FM demodulator is a stereo multiplexed (MPX) signal. The MPX standard was developed in 1961, and is used worldwide. Today's MPX signal format consists of left + right (L+R) audio, left – right (L–R) audio, a 19 kHz pilot tone, and RDS/RBDS data as shown in Figure 13 below.




Figure 13. MPX Signal Spectrum

4.5.1. Stereo Decoder

The Si4704/05's integrated stereo decoder automatically decodes the MPX signal using DSP techniques. The 0 to 15 kHz (L+R) signal is the mono output of the FM tuner. Stereo is generated from the (L+R), (L–R), and a 19 kHz pilot tone. The pilot tone is used as a reference to recover the (L–R) signal. Output left and right channels are obtained by adding and subtracting the (L+R) and (L–R) signals respectively. The Si4705 uses frequency information from the 19 kHz stereo pilot to recover the 57 kHz RDS/RBDS signal.

4.5.2. Stereo-Mono Blending

Adaptive noise suppression is employed to gradually combine the stereo left and right audio channels to a mono (L+R) audio signal as the signal quality degrades to maintain optimum sound fidelity under varying reception conditions. Stereo/mono status can be monitored with the FM_RSQ_STATUS command. Mono operation can be forced with the FM_BLEND_MONO_THRESHOLD property.

4.6. De-emphasis

Pre-emphasis and de-emphasis is a technique used by FM broadcasters to improve the signal-to-noise ratio of FM receivers by reducing the effects of high-frequency interference and noise. When the FM signal is transmitted, a pre-emphasis filter is applied to accentuate the high audio frequencies. The Si4704/05 incorporates a de-emphasis filter which attenuates high frequencies to restore a flat frequency response. Two time constants are used in various regions. The de-emphasis time constant is programmable to 50 or 75 μ s and is set by the FM_DEEMPHASIS property.

4.7. Stereo DAC

High-fidelity stereo digital-to-analog converters (DACs) drive analog audio signals onto the LOUT and ROUT pins. The audio output may be muted. Volume is adjusted digitally with the RX_VOLUME property.

4.8. Soft Mute

The soft mute feature is available to attenuate the audio outputs and minimize audible noise in very weak signal conditions. The softmute attenuation level is adjustable using the FM_SOFT_MUTE_MAX_ATTENUATION property.

4.9. RDS/RBDS Processor (Si4705 Only)

The Si4705 implements an RDS/RBDS* processor for symbol decoding, block synchronization, error detection, and error correction.

The Si4705 device is user configurable and provides an optional interrupt when RDS is synchronized, loses synchronization, and/or the user configurable RDS FIFO threshold has been met.

The Si4705 reports RDS decoder synchronization status and detailed bit errors in the information word for each RDS block with the FM_RDS_STATUS command. The range of reportable block errors is 0, 1–2, 3–5, or 6+. More than six errors indicates that the corresponding block information word contains six or more non-correctable errors or that the block checksum contains errors.

***Note:** RDS/RBDS is referred to only as RDS throughout the remainder of this document.

4.10. Tuning

The tuning frequency can be directly programmed using the FM_TUNE_FREQ command. The Si4704/05 supports channel spacing steps of 10 kHz in FM mode.

4.11. Seek

Seek tuning will search up or down for a valid channel. Valid channels are found when the receive signal strength indicator (RSSI) and the signal-to-noise ratio (SNR) values exceed the set threshold. Using the SNR qualifier rather than solely relying on the more traditional RSSI qualifier can reduce false stops and increase the number of valid stations detected. Seek is initiated using the FM_SEEK_START command. The RSSI and SNR threshold settings are adjustable using properties (see Table 14).

4.12. Reference Clock

The Si4704/05 reference clock is programmable, supporting RCLK frequencies in Table 11. Refer to Table 3, "DC Characteristics," on page 5 for switching voltage levels and Table 9, "FM Receiver Characteristics," on page 12 for frequency tolerance information.

An onboard crystal oscillator is available to generate the 32.768 kHz reference when an external crystal and load capacitors are provided. Refer to "2. Typical Application Schematic" on page 16. This mode is enabled using the POWER_UP command. Refer to Table 13, "Selected Si4704/05 Commands," on page 25.

The Si4704/05 performance may be affected by data activity on the SDIO bus when using the integrated internal oscillator. SDIO activity results from polling the tuner for status or communicating with other devices that share the SDIO bus. If there is SDIO bus activity while the Si4704/05 is performing the seek/tune function, the crystal oscillator may experience jitter, which may result in mistunes, false stops, and/or lower SNR.

For best seek/tune results, Silicon Laboratories recommends that all SDIO data traffic be suspended during Si4704/05 seek and tune operations. This is achieved by keeping the bus quiet for all other devices on the bus, and delaying tuner polling until the tune or seek operation is complete. The seek/tune complete (STC) interrupt should be used instead of polling to determine when a seek/tune operation is complete.

4.13. Control Interface

A serial port slave interface is provided, which allows an external controller to send commands to the Si4704/05 and receive responses from the device. The serial port can operate in three bus modes: 2-wire mode, 3-wire mode, or SPI mode. The Si4704/05 selects the bus mode by sampling the state of the GPO1 and GPO2 pins on the rising edge of $\overline{\text{RST}}$. The GPO1 pin includes an internal pull-up resistor, which is connected while $\overline{\text{RST}}$ is low, and the GPO2 pin includes an internal pull-down resistor, which is connected while $\overline{\text{RST}}$ is low. Therefore, it is only necessary for the user to actively drive pins which differ from these states. See Table 12.

Table 12. Bus Mode Select on Rising Edge of $\overline{\text{RST}}$

Bus Mode	GPO1	GPO2
2-Wire	1	0
SPI	1	1 (must drive)
3-Wire	0 (must drive)	0

After the rising edge of $\overline{\text{RST}}$, the pins GPO1 and GPO2 are used as general purpose output (O) pins as described in Section "4.14. GPO Outputs". In any bus mode, commands may only be sent after V_{IO} and V_{DD} supplies are applied.

In any bus mode, before sending a command or reading a response, the user must first read the status byte to ensure that the device is ready (CTS bit is high).

4.13.1. 2-Wire Control Interface Mode

When selecting 2-wire mode, the user must ensure that SCLK is high during the rising edge of $\overline{\text{RST}}$, and stays high until after the first start condition. Also, a start condition must not occur within 300 ns before the rising edge of $\overline{\text{RST}}$.

The 2-wire bus mode uses only the SCLK and SDIO pins for signaling. A transaction begins with the START condition, which occurs when SDIO falls while SCLK is high. Next, the user drives an 8-bit control word serially on SDIO, which is captured by the device on rising edges of SCLK. The control word consists of a 7-bit device address, followed by a read/write bit (read = 1, write = 0). The Si4704/05 acknowledges the control word by driving SDIO low on the next falling edge of SCLK.

Although the Si4704/05 will respond to only a single device address, this address can be changed with the $\overline{\text{SEN}}$ pin (note that the $\overline{\text{SEN}}$ pin is not used for signaling in 2-wire mode). When $\overline{\text{SEN}} = 0$, the 7-bit device address is 0010001b. When $\overline{\text{SEN}} = 1$, the address is 1100011b.

For write operations, the user then sends an 8-bit data byte on SDIO, which is captured by the device on rising edges of SCLK. The Si4704/05 acknowledges each data byte by driving SDIO low for one cycle, on the next falling edge of SCLK. The user may write up to 8 data bytes in a single 2-wire transaction. The first byte is a command, and the next seven bytes are arguments.

For read operations, after the Si4704/05 has acknowledged the control byte, it will drive an 8-bit data byte on SDIO, changing the state of SDIO on the falling edge of SCLK. The user acknowledges each data byte by driving SDIO low for one cycle, on the next falling edge of SCLK. If a data byte is not acknowledged, the transaction will end. The user may read up to 16 data bytes in a single 2-wire transaction. These bytes contain the response data from the Si4704/05.

A 2-wire transaction ends with the STOP condition, which occurs when SDIO rises while SCLK is high. For details on timing specifications and diagrams, refer to Table 5, "2-Wire Control Interface Characteristics" on page 7; Figure 2, "2-Wire Control Interface Read and Write Timing Parameters," on page 8, and Figure 3, "2-Wire Control Interface Read and Write Timing Diagram," on page 8.

4.13.2. 3-Wire Control Interface Mode

When selecting 3-wire mode, the user must ensure that a rising edge of SCLK does not occur within 300 ns before the rising edge of RST.

The 3-wire bus mode uses the SCLK, SDIO, and $\overline{\text{SEN}}$ pins. A transaction begins when the user drives $\overline{\text{SEN}}$ low. Next, the user drives a 9-bit control word on SDIO, which is captured by the device on rising edges of SCLK. The control word consists of a 3-bit device address (A7:A5 = 101b), a read/write bit (read = 1, write = 0), and a 5-bit register address (A4:A0).

For write operations, the control word is followed by a 16-bit data word, which is captured by the device on rising edges of SCLK.

For read operations, the control word is followed by a delay of one-half SCLK cycle for bus turn-around. Next, the Si4704/05 will drive the 16-bit read data word serially on SDIO, changing the state of SDIO on each rising edge of SCLK.

A transaction ends when the user sets $\overline{\text{SEN}}$ high, then pulses SCLK high and low one final time. SCLK may either stop or continue to toggle while $\overline{\text{SEN}}$ is high.

In 3-wire mode, commands are sent by first writing each argument to register(s) 0xA1–0xA3, then writing the command word to register 0xA0. A response is retrieved by reading registers 0xA8–0xAF.

For details on timing specifications and diagrams, refer to Table 6, "3-Wire Control Interface Characteristics," on page 9; Figure 4, "3-Wire Control Interface Write Timing Parameters," on page 9, and Figure 5, "3-Wire Control Interface Read Timing Parameters," on page 9.

4.13.3. SPI Control Interface Mode

When selecting SPI mode, the user must ensure that a rising edge of SCLK does not occur within 300 ns before the rising edge of RST.

SPI bus mode uses the SCLK, SDIO, and $\overline{\text{SEN}}$ pins for read/write operations. The system controller can choose to receive read data from the device on either SDIO or GPO1. A transaction begins when the system controller drives $\overline{\text{SEN}} = 0$. The system controller then pulses SCLK eight times, while driving an 8-bit control byte serially on SDIO. The device captures the data on rising edges of SCLK. The control byte must have one of five values:

- 0x48 = write a command (controller drives 8 additional bytes on SDIO).
- 0x80 = read a response (device drives one additional byte on SDIO).
- 0xC0 = read a response (device drives 16 additional bytes on SDIO).
- 0xA0 = read a response (device drives one additional byte on GPO1).
- 0xE0 = read a response (device drives 16 additional bytes on GPO1).

For write operations, the system controller must drive exactly eight data bytes (a command and seven arguments) on SDIO after the control byte. The data is captured by the device on the rising edge of SCLK.

For read operations, the controller must read exactly 1 byte (STATUS) after the control byte or exactly 16 data bytes (STATUS and RESP1–RESP15) after the control byte. The device changes the state of SDIO (or GPO1, if specified) on the falling edge of SCLK. Data must be captured by the system controller on the rising edge of SCLK.

Keep $\overline{\text{SEN}}$ low until all bytes have transferred. A transaction may be aborted at any time by setting $\overline{\text{SEN}}$ high and toggling SCLK high and then low. Commands will be ignored by the device if the transaction is aborted.

For details on timing specifications and diagrams, refer to Figure 6 and Figure 7 on page 10.

4.14. GPO Outputs

The Si4704/05 provides three general-purpose output pins. The GPO pins can be configured to output a constant low, constant high, or high-impedance. The GPO pins can be reconfigured as specialized functions. GPO2/INT can be configured to provide interrupts and GPO3 can be configured to provide external crystal support or as DCLK in digital audio output mode.

4.15. Reset, Powerup, and Powerdown

Setting the RST pin low will disable analog and digital circuitry, reset the registers to their default settings, and disable the bus. Setting the RST pin high will bring the device out of reset.

A powerdown mode is available to reduce power consumption when the part is idle. Putting the device in powerdown mode will disable analog and digital circuitry while keeping the bus active.

4.16. Programming with Commands

To ease development time and offer maximum customization, the Si4704/05 provides a simple yet powerful software interface to program the receiver. The device is programmed using commands, arguments, properties, and responses.

To perform an action, the user writes a command byte and associated arguments, causing the chip to execute the given command. Commands control an action such as powerup the device, shut down the device, or tune to a station. Arguments are specific to a given command and are used to modify the command. A partial list of commands is available in Table 13, "Selected Si4704/05 Commands," on page 25.

Properties are a special command argument used to modify the default chip operation and are generally configured immediately after powerup. Examples of properties are de-emphasis level, RSSI seek threshold, and soft mute attenuation threshold. A partial list of properties is available in Table 14, "Selected Si4704/05 Properties," on page 26.

Responses provide the user information and are echoed after a command and associated arguments are issued. All commands provide a one-byte status update indicating interrupt and clear-to-send status information. For a detailed description of the commands and properties for the Si4704/05, see "AN332: Universal Programming Guide."

5. Commands and Properties


Table 13. Selected Si4704/05 Commands

Cmd	Name	Description
0x01	POWER_UP	Powerup device and mode selection. Modes include analog or digital output and reference clock or crystal support.
0x10	GET_REV	Returns revision information on the device.
0x11	POWER_DOWN	Powerdown device.
0x12	SET_PROPERTY	Sets the value of a property.
0x13	GET_PROPERTY	Retrieves a property's value.
0x20	FM_TUNE_FREQ	Selects the FM tuning frequency.
0x21	FM_SEEK_START	Begins searching for a valid frequency.
0x22	FM_TUNE_STATUS	Queries the status of previous FM_TUNE_FREQ or FM_SEEK_START command.
0x23	FM_RSQ_STATUS	Queries the status of the Received Signal Quality (RSQ) of the current channel (Si4705 only).
0x24	FM_RDS_STATUS	Returns RDS information for current channel and reads an entry from the RDS FIFO (Si4705 only).

Table 14. Selected Si4704/05 Properties

Prop	Name	Description	Default
0x1100	FM_DEEMPHASIS	Sets deemphasis time constant. Default is 75 us.	0x0002
0x1105	FM_BLEND_STEREO_THRESHOLD	Sets RSSI threshold for stereo blend (Full stereo above threshold, blend below threshold). To force stereo set this to 0. To force mono set this to 127. Default value is 49 dBuV.	0x0031
0x1106	FM_BLEND_MONO_THRESHOLD	Sets RSSI threshold for mono blend (Full mono below threshold, blend above threshold). To force stereo set this to 0. To force mono set this to 127. Default value is 30 dBuV.	0x001E
0x1200	FM_RSQ_INT_SOURCE	Configures interrupt related to Received Signal Quality metrics.	0x0000
0x1302	FM_SOFT_MUTE_MAX_ATTENUATION	Sets maximum attenuation during soft mute (dB). Set to 0 to disable soft mute. Default is 16 dB.	0x0010
0x1400	FM_SEEK_BAND_BOTTOM	Sets the bottom of the FM band for seek. Default is 8750.	0x222E
0x1401	FM_SEEK_BAND_TOP	Sets the top of the FM band for seek. Default is 10790.	0x2A26
0x1402	FM_SEEK_FREQ_SPACING	Selects frequency spacing for FM seek.	0x000A
0x1403	FM_SEEK_TUNE_SNR_THRESHOLD	Sets the SNR threshold for a valid FM Seek/Tune. Default value is 3 dB.	0x0003
0x1404	FM_SEEK_TUNE_RSSI_THRESHOLD	Sets the RSSI threshold for a valid FM Seek/Tune. Default value is 20 dBuV.	0x0014
0x1500	RDS_INT_SOURCE	Configures RDS interrupt behavior.	0x0000
0x1501	RDS_INT_FIFO_COUNT	Sets the minimum number of RDS groups stored in the receive RDS FIFO required before RDS RECV is set.	0x0000
0x1502	RDS_CONFIG	Configures RDS setting.	0x0000
0x4000	RX_VOLUME	Sets the output volume.	0x003F
0x4001	RX_HARD_MUTE	Mutes the audio output. L and R audio outputs may be muted independently in FM mode.	0x0000

6. Pin Descriptions: Si4704/05-GM



Pin Number(s)	Name	Description
1, 20	NC	No connect. Leave floating.
2	FMI	FM RF input.
3	RFGND	RF ground. Connect to ground plane on PCB.
4	LPI	Loop antenna RF input.
5	RST	Device reset input (active low).
6	SEN	Serial enable input (active low).
7	SCLK	Serial clock input.
8	SDIO	Serial data input/output.
9	RCLK	External reference or crystal oscillator input.
10	V _{IO}	I/O supply voltage.
11	V _{DD}	Supply voltage. May be connected directly to battery.
12, GND PAD	GND	Ground. Connect to ground plane on PCB.
13	ROUT	Right audio analog line output.
14	LOUT	Left audio analog line output.
15	DOUT	Digital audio output data.
16	DFS	Digital frame synchronization.
17	GPO3/DCLK	General purpose output/digital bit synchronous clock or crystal oscillator input.
18	GPO2/INT	General purpose output/interrupt.
19	GPO1	General purpose output.

7. Ordering Guide

Part Number*	Description	Package Type	Operating Temperature
Si4704-C40-GM	FM Broadcast Radio Receiver	QFN Pb-free	–20 to 85 °C
Si4705-C40-GM	FM Broadcast Radio Receiver with RDS/RBDS	QFN Pb-free	–20 to 85 °C
*Note: Add an “(R)” at the end of the device part number to denote tape and reel option; 2500 quantity per reel.			

8. Package Markings (Top Marks)

8.1. Si4704 Top Mark




Figure 14. Si4704 Top Mark

8.2. Si4705 Top Mark




Figure 15. Si4705 Top Mark

8.3. Top Mark Explanation

Mark Method:	YAG Laser	
Line 1 Marking:	Part Number	04 = Si4704 05 = Si4705
	Firmware Revision	40 = Firmware Revision 4.0
Line 2 Marking:	R = Die Revision	C = Revision C Die.
	TTT = Internal Code	Internal tracking code.
Line 3 Marking:	Circle = 0.5 mm Diameter (Bottom-Left Justified)	Pin 1 Identifier.
	Y = Year WW = Workweek	Assigned by the Assembly House. Corresponds to the last significant digit of the year and workweek of the mold date.

10. PCB Land Pattern: Si4704/05-C40-GM

Figure 17 illustrates the PCB land pattern details for the Si4704/05-GM. Table 16 lists the values for the dimensions shown in the illustration.




Figure 17. PCB Land Pattern

Table 16. PCB Land Pattern Dimensions

Symbol	Millimeters	
	Min	Max
D	2.71 REF	
D2	1.60	1.80
e	0.50 BSC	
E	2.71 REF	
E2	1.60	1.80
f	2.53 BSC	
GD	2.10	—

Symbol	Millimeters	
	Min	Max
GE	2.10	—
W	—	0.34
X	—	0.28
Y	0.61 REF	
ZE	—	3.31
ZD	—	3.31

Notes: General

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on IPC-SM-782 guidelines.
4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Notes: Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.

Notes: Stencil Design

1. A stainless steel, laser-cut, and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
2. The stencil thickness should be 0.125 mm (5 mils).
3. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
4. A 1.45 x 1.45 mm square aperture should be used for the center pad. This provides approximately 70% solder paste coverage on the pad, which is optimum to assure correct component stand-off.

Notes: Card Assembly

1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

11. Additional Reference Resources

Contact your local sales representatives for more information or to obtain copies of the following references:

- EN55020 Compliance Test Certificate
- AN332: Si47xx Programming Guide
- AN383: Si47xx Antenna, Schematic, Layout, and Design Guidelines
- AN388: Si470x/1x/2x/3x/4x Evaluation Board Test Procedure

Not Recommended

DOCUMENT CHANGE LIST

Revision 0.7 to Revision 0.71

- V_{IO} minimum changed from 1.5 V to 1.85 V.

Revision 0.71 to Revision 1.0

- Updated patent information on page 1.
- Updated Table 3 on page 5.

Not Recommended

NOTES:

Not Recommended

CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez
Austin, TX 78701
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032
Email: FMinfo@silabs.com
Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.