

PM100RLA120

FLAT-BASE TYPE
INSULATED PACKAGE

PM100RLA120



FEATURE


- a) Adopting new 5th generation IGBT (CSTBT) chip, which performance is improved by 1μm fine rule process.
For example, typical $V_{ce(sat)}=1.9V$ @ $T_j=125^{\circ}C$
- b) I adopt the over-temperature conservation by T_j detection of CSTBT chip, and error output is possible from all each conservation upper and lower arm of IPM.
- c) Current rating of brake part increased.
50% for the current rating of inverter part.
 - 3φ 100A, 1200V Current-sense IGBT type inverter
 - 50A, 1200V Current-sense regenerative brake IGBT
 - Monolithic gate drive & protection logic
 - Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage (P-Fo available from upper arm devices)
 - Acoustic noise-less 18.5kW/22kW class inverter application
 - UL Recognized Yellow Card No.E80276(N)
File No.E80271

APPLICATION

General purpose inverter, servo drives and other motor controls


PACKAGE OUTLINES

Dimensions in mm



PM100RLA120

FLAT-BASE TYPE
INSULATED PACKAGE

INTERNAL FUNCTIONS BLOCK DIAGRAM**MAXIMUM RATINGS** ($T_j = 25^\circ\text{C}$, unless otherwise noted)**INVERTER PART**

Symbol	Parameter	Condition	Ratings	Unit
V_{CES}	Collector-Emitter Voltage	$V_D = 15\text{V}$, $V_{CIN} = 15\text{V}$	1200	V
$\pm I_C$	Collector Current	$T_c = 25^\circ\text{C}$	100	A
$\pm I_{CP}$	Collector Current (Peak)	$T_c = 25^\circ\text{C}$	200	A
P_C	Collector Dissipation	$T_c = 25^\circ\text{C}$ (Note-1)	781	W
T_j	Junction Temperature		$-20 \sim +150$	$^\circ\text{C}$

BRAKE PART

Symbol	Parameter	Condition	Ratings	Unit
V_{CES}	Collector-Emitter Voltage	$V_D = 15\text{V}$, $V_{CIN} = 15\text{V}$	1200	V
I_C	Collector Current	$T_c = 25^\circ\text{C}$	50	A
I_{CP}	Collector Current (Peak)	$T_c = 25^\circ\text{C}$	100	A
P_C	Collector Dissipation	$T_c = 25^\circ\text{C}$ (Note-1)	480	W
$V_{R(DC)}$	FWDi Rated DC Reverse Voltage	$T_c = 25^\circ\text{C}$	1200	V
I_F	FWDi Forward Current	$T_c = 25^\circ\text{C}$	50	A
T_j	Junction Temperature		$-20 \sim +150$	$^\circ\text{C}$

CONTROL PART

Symbol	Parameter	Condition	Ratings	Unit
V_D	Supply Voltage	Applied between : $V_{UP1}-V_{UPC}$ $V_{VP1}-V_{VPC}$, $V_{WP1}-V_{WPC}$, $V_{N1}-V_{NC}$	20	V
V_{CIN}	Input Voltage	Applied between : U_P-V_{UPC} , V_P-V_{VPC} W_P-V_{WPC} , $U_N \cdot V_N \cdot W_N \cdot B_r-V_{NC}$	20	V
V_{FO}	Fault Output Supply Voltage	Applied between : $U_{FO}-V_{UPC}$, $V_{FO}-V_{VPC}$, $W_{FO}-V_{WPC}$ F_O-V_{NC}	20	V
I_{FO}	Fault Output Current	Sink current at U_{FO} , V_{FO} , W_{FO} , F_O terminals	20	mA

PM100RLA120**FLAT-BASE TYPE
INSULATED PACKAGE****TOTAL SYSTEM**

Symbol	Parameter	Condition	Ratings	Unit
V _{CC(Prot)}	Supply Voltage Protected by SC	V _D = 13.5 ~ 16.5V, Inverter Part, T _j = +125°C Start	800	V
V _{CC(surge)}	Supply Voltage (Surge)	Applied between : P-N, Surge value	1000	V
T _{stg}	Storage Temperature		-40 ~ +125	°C
V _{iso}	Isolation Voltage	60Hz, Sinusoidal, Charged part to Base, AC 1 min.	2500	V _{rms}


THERMAL RESISTANCES

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
R _{th(j-c)Q}	Junction to case Thermal Resistances	Inverter IGBT (per 1 element) (Note-1)	—	—	0.16*	°C/W
R _{th(j-c)F}		Inverter FWDi (per 1 element) (Note-1)	—	—	0.26*	
R _{th(j-c)Q}		Brake IGBT (Note-1)	—	—	0.26*	
R _{th(j-c)F}		Brake FWDi (Note-1)	—	—	0.40*	
R _{th(c-f)}	Contact Thermal Resistance	Case to fin, (per 1 module) Thermal grease applied (Note-1)	—	—	0.023	

* If you use this value, R_{th(f-a)} should be measured just under the chips.(Note-1) T_c (under the chip) measurement point is below.

Unit : mm

arm axis	UP		VP		WP		UN		VN		WN		Br	
	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi	IGBT	FWDi
X	23.7	23.0	57.2	56.5	87.7	86.5	37.7	38.0	70.2	71.5	100.7	101.5	10.8	7.2
Y	56.7	43.4	56.7	43.4	56.7	43.4	28.7	42.0	28.7	42.0	28.7	42.0	26.9	60.6

**ELECTRICAL CHARACTERISTICS (T_j = 25°C, unless otherwise noted)****INVERTER PART**

Symbol	Parameter	Condition		Limits			Unit
				Min.	Typ.	Max.	
V _{CE(sat)}	Collector-Emitter Saturation Voltage	V _D = 15V, I _C = 100A	T _J = 25°C	—	1.8	2.3	V
		V _{CIN} = 0V (Fig. 1)	T _J = 125°C	—	1.9	2.4	
V _{EC}	FWDi Forward Voltage	-I _C = 100A, V _D = 15V, V _{CIN} = 15V (Fig. 2)		—	2.5	3.5	V
t _{on}	Switching Time	V _D = 15V, V _{CIN} = 0V↔15V V _{CC} = 600V, I _C = 100A T _J = 125°C Inductive Load (Fig. 3, 4)		0.5	1.0	2.5	μs
t _{rr}				—	0.5	0.8	
t _{c(on)}				—	0.4	1.0	
t _{off}				—	2.0	3.0	
t _{c(off)}				—	0.7	1.2	
I _{CES}	Collector-Emitter Cutoff Current	V _{CE} = V _{CES} , V _{CIN} = 15V (Fig. 5)	T _J = 25°C	—	—	1	mA
			T _J = 125°C	—	—	10	

PM100RLA120**FLAT-BASE TYPE
INSULATED PACKAGE****BRAKE PART**

Symbol	Parameter	Condition		Limits			Unit
				Min.	Typ.	Max.	
V _{CE(sat)}	Collector-Emitter Saturation Voltage	V _D = 15V, I _C = 50A V _{CIN} = 0V (Fig. 1)	T _J = 25°C	—	1.8	2.3	V
		T _J = 125°C	—	1.9	2.4		
V _{FM}	FWDi Forward Voltage	I _F = 50A (Fig. 2)		—	2.5	3.5	V
I _{CES}	Collector-Emitter Cutoff Current	V _{CE} = V _{CES} , V _{CIN} = 15V (Fig. 5)	T _J = 25°C	—	—	1	mA
			T _J = 125°C	—	—	10	

CONTROL PART

Symbol	Parameter	Condition		Limits			Unit
				Min.	Typ.	Max.	
ID	Circuit Current	VD = 15V, V _{CIN} = 15V	V _{N1} -V _{NC}	—	24	34	mA
			V*P1-V*PC	—	6	12	
V _{th(ON)}	Input ON Threshold Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN • Br-VNC		1.2	1.5	1.8	V
V _{th(OFF)}	Input OFF Threshold Voltage			1.7	2.0	2.3	
SC	Short Circuit Trip Level	−20 ≤ T _J ≤ 125°C, VD = 15V (Fig. 3,6)	Inverter part	200	—	—	A
			Brake part	100	—	—	
toff(SC)	Short Circuit Current Delay Time	VD = 15V (Fig. 3,6)	—	0.2	—	μs	
OT	Over Temperature Protection	VD = 15V	Trip level	135	145	—	°C
OT _r		Detect T _J of IGBT chip	Reset level	—	125	—	
UV	Supply Circuit Under-Voltage Protection	−20 ≤ T _J ≤ 125°C	Trip level	11.5	12.0	12.5	V
UV _r			Reset level	—	12.5	—	
I _{FO(H)}	Fault Output Current	VD = 15V, V _{FO} = 15V (Note-2)	—	—	0.01	mA	
I _{FO(L)}			—	10	15		
t _{FO}	Minimum Fault Output Pulse Width	VD = 15V (Note-2)	1.0	1.8	—	ms	

(Note-2) Fault output is given only when the internal SC, OT & UV protections schemes of either upper or lower arm device operate to protect it.

MECHANICAL RATINGS AND CHARACTERISTICS

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
—	Mounting torque	Main terminal screw : M5	2.5	3.0	3.5	N • m
—	Mounting torque	Mounting part screw : M5	2.5	3.0	3.5	N • m
—	Weight	—	—	800	—	g

RECOMMENDED CONDITIONS FOR USE

Symbol	Parameter	Condition	Recommended value	Unit
V _{CC}	Supply Voltage	Applied across P-N terminals	≤ 800	V
V _D	Control Supply Voltage	Applied between : VUP1-VUPC, VVP1-VVPC VWP1-VWPC, VN1-VNC (Note-3)	15 ± 1.5	V
V _{CIN(ON)}	Input ON Voltage	Applied between : UP-VUPC, VP-VVPC, WP-VWPC UN • VN • WN • Br-VNC	≤ 0.8	V
V _{CIN(OFF)}	Input OFF Voltage		≥ 9.0	
f _{PWM}	PWM Input Frequency	Using Application Circuit of Fig. 8	≤ 20	kHz
t _{dead}	Arm Shoot-through Blocking Time	For IPM's each input signals (Fig. 7)	≥ 2.5	μs

(Note-3) With ripple satisfying the following conditions: dv/dt swing ≤ ±5V/μs, Variation ≤ 2V peak to peak

PM100RLA120

FLAT-BASE TYPE
INSULATED PACKAGE

PRECAUTIONS FOR TESTING

- Before applying any control supply voltage (V_D), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state.
After this, the specified ON and OFF level setting for each input signal should be done.
- When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above V_{CES} rating of the device.
(These test should not be done by using a curve tracer or its equivalent.)





Fig. 1 $V_{CE(sat)}$ TestFig. 2 V_{EC} , (V_{FM}) Test**a) Lower Arm Switching****b) Upper Arm Switching**

Fig. 3 Switching time and SC test circuit




Fig. 4 Switching time test waveform




Fig. 5 I_{CES} Test

Fig. 6 SC test waveform



1.5V: Input on threshold voltage $V_{th(on)}$ typical value, 2V: Input off threshold voltage $V_{th(off)}$ typical value

Fig. 7 Dead time measurement point example

PM100RLA120

FLAT-BASE TYPE
INSULATED PACKAGE




Fig. 8 Application Example Circuit

NOTES FOR STABLE AND SAFE OPERATION ;


- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers: t_{PLH} , $t_{PHL} \leq 0.8\mu s$, Use High CMR type.
- Slow switching opto-coupler: CTR > 100%
- Use 4 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage charge of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. 4.7nF) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.

PM100RLA120


FLAT-BASE TYPE
INSULATED PACKAGE

PERFORMANCE CURVES


OUTPUT CHARACTERISTICS
(INVERTER PART · TYPICAL)




COLLECTOR-EMITTER SATURATION
VOLTAGE (VS. I_c) CHARACTERISTICS
(INVERTER PART · TYPICAL)




COLLECTOR-EMITTER SATURATION
VOLTAGE (VS. V_d) CHARACTERISTICS
(INVERTER PART · TYPICAL)




SWITCHING TIME CHARACTERISTICS
(TYPICAL)



SWITCHING TIME CHARACTERISTICS
(TYPICAL)









SWITCHING LOSS CHARACTERISTICS
(TYPICAL)



PM100RLA120


FLAT-BASE TYPE
INSULATED PACKAGE




PM100RLA120

FLAT-BASE TYPE
INSULATED PACKAGE

**I_D VS. f_c CHARACTERISTICS
(TYPICAL)**



**TRANSIENT THERMAL
IMPEDANCE CHARACTERISTICS
(INVERTER PART)**



**TRANSIENT THERMAL
IMPEDANCE CHARACTERISTICS
(BRAKE PART)**

