

AN-2091 LM3448 - 230VAC, 6W Isolated Flyback LED Driver

1 Introduction

This demonstration board highlights the performance of a LM3448 based Flyback LED driver solution that can be used to power a single LED string consisting of seven to eleven series connected LEDs from a 180 V_{RMS} to 265 V_{RMS}, 50 Hz input power supply.

This is a two-layer board using the bottom and top layer for component placement. The demonstration board can be modified to adjust the LED forward current, the number of series connected LEDs that are driven and the switching frequency.

Refer to the *LM3448 Phase Dimmable Offline LED Driver with Integrated FET* ([SNOSB51](#)) data sheet for detailed instructions. A schematic and layout have also been included along with measured performance characteristics. A bill of materials is also included that describes the parts used on this demonstration board.

2 Key Features

- Drop-in compatibility with TRIAC dimmers
- Line injection circuitry enables PFC values greater than 0.90
- Adjustable LED current and switching frequency
- Flicker free operation

3 Applications

- Retrofit TRIAC Dimming
- Solid State Lighting
- Industrial and Commercial Lighting
- Residential Lighting

4 Performance Specifications

Based on an LED V_f = 3V

Symbol	Parameter	Min	Typ	Max
V _{IN}	Input voltage	180 V _{RMS}	230 V _{RMS}	265 V _{RMS}
V _{OUT}	LED string voltage	21 V	27 V	33 V
I _{LED}	LED string average current	-	226 mA	-
P _{OUT}	Output power	-	6.1 W	-
f _{sw}	Switching frequency	-	73 kHz	-

Figure 1. Demo Board





Figure 2. LED Current vs. Line Voltage (using TRIAC Dimmer)



5 Typical Performance Characteristics

$T_j=25^{\circ}\text{C}$ and $V_{CC}=12\text{V}$, unless otherwise specified.




Figure 3. Efficiency vs. Line Voltage




Figure 4. Power Factor vs. Line Voltage




Figure 5. LED Current vs. Line Voltage




Figure 6. Output Power vs. Line Voltage




Figure 7. SW FET Drain Voltage Waveform
($V_{IN} = 230\text{V}_{RMS}$, 9 LEDs, $I_{LED} = 226\text{mA}$)




Figure 8. FLTR2 Waveform
($V_{IN} = 230\text{V}_{RMS}$, 9 LEDs, $I_{LED} = 226\text{mA}$)

6 EMI Performance

230V, 6W Conducted EMI Scans




Figure 9. LINE – CISPR/FCC Class B Peak Scan




Figure 10. NEUTRAL – CISPR/FCC Class B Peak Scan




Figure 11. INE – CISPR/FCC Class B Average Scan




Figure 12. NEUTRAL – CISPR/FCC Class B Average Scan

230V, 6W THD Measurements




Figure 13. EN-61000-3 Class C Limits

7 Circuit Operation With Forward Phase TRIAC Dimmer

The dimming operation of the circuit was verified using a forward phase TRIAC dimmer. Waveforms captured at different dimmer settings are shown below:




Figure 14. Forward phase circuit at full brightness




Figure 15. Forward phase circuit at 90° firing angle





Figure 16. Forward phase circuit at 135° firing angle

8 Thermal Performance


The board temperature was measured using an IR camera (HIS-3000, Wahl) while running under the following conditions: $V_{IN} = 230V_{RMS}$, $I_{LED} = 226mA$, # of LEDs = 9, $P_{OUT} = 6.12W$.

NOTE: Thermal performance is highly dependent on the user's final end-application enclosure, heat-sinking methods, ambient operating temperature, and PCB board layout in addition to the electrical operating conditions. This LM3448 evaluation board is optimized to supply 6W of output power at room temperature without exceeding the thermal limitations of the LM3448. However higher output power levels can be achieved if precautions are taken not to exceed the power dissipation limits of the LM3448 package or die junction temperature. Please see the LM3448 data sheet for additional details regarding its thermal specifications.



- Cursor 1: 56.2°C
- Cursor 2: 55.1°C
- Cursor 3: 55.4°C
- Cursor 4: 54.8°C
- Cursor 5: 51.1°C

Figure 17. Top Side - Thermal Scan



- Cursor 1: 47.3°C
- Cursor 2: 55.4°C
- Cursor 3: 59.2°C
- Cursor 4: 59.8°C
- Cursor 5: 51.5°C

Figure 18. Bottom Side - Thermal Scan

9 LM3448 Device Pin-Out




Figure 19. Device Pin-Out

Table 1. Pin Description 16 Pin Narrow SOIC

Pin #	Name	Description
1, 2, 15, 16	SW	Drain connection of internal 600V MOSFET.
3, 14	NC	No connect. Provides clearance between high voltage and low voltage pins. Do not tie to GND.
4	BLDR	Bleeder pin. Provides the input signal to the angle detect circuitry. A 230Ω internal resistor ensures BLDR is pulled down for proper angle sense detection.
5, 12	GND	Circuit ground connection.
6	V _{CC}	Input voltage pin. This pin provides the power for the internal control circuitry and gate driver. Connect a 22μF (minimum) bypass capacitor to ground.
7	ASNS	PWM output of the TRIAC dim decoder circuit. Outputs a 0 to 4V PWM signal with a duty cycle proportional to the TRIAC dimmer on-time.
8	FLTR1	First filter input. The 120Hz PWM signal from ASNS is filtered to a DC signal and compared to a 1 to 3V, 5.85 kHz ramp to generate a higher frequency PWM signal with a duty cycle proportional to the TRIAC dimmer firing angle. Pull above 4.9V (typical) to TRI-STATE® DIM.
9	DIM	Input/output dual function dim pin. This pin can be driven with an external PWM signal to dim the LEDs. It may also be used as an output signal and connected to the DIM pin of other LM3448/LM3445 devices or LED drivers to dim multiple LED circuits simultaneously.
10	COFF	OFF time setting pin. A user set current and capacitor connected from the output to this pin sets the constant OFF time of the switching controller.
11	FLTR2	Second filter input. A capacitor tied to this pin filters the PWM dimming signal to supply a DC voltage to control the LED current. Could also be used as an analog dimming input.
13	ISNS	LED current sense pin (internally connected to MOSFET source). Connect a resistor from ISNS to GND to set the maximum LED current.




Figure 22. Bottom View

12 Design Guide




Figure 23. Evaluation Board Schematic

The following section explains how to design an isolated flyback converter using the LM3448. Refer to the LM3448 datasheet for specific details regarding the function of the LM3448 device. All reference designators refer to the Evaluation Board Schematic in [Figure 23](#) unless otherwise noted.

12.1 DCM Flyback Converter

This LED driver is designed to accurately emulate an incandescent light bulb and therefore behave as an emulated resistor. The resistor value is determined based on the LED string configuration and the desired output power. The circuit then operates in open-loop, with a fixed duty cycle based on a constant on-time and constant off-time that is set by selecting appropriate circuit components. Like an incandescent lamp, the driver is compatible with both forward and reverse phase dimmers. A key aspect of this design is that the converter operates in discontinuous conduction mode (DCM). DCM is implemented by ensuring that the flyback transformer current reaches zero before the end of the switching period.

By injecting a voltage proportional to the line voltage at the FLTR2 pin (see [Figure 24](#)), the LM3448 circuit is essentially turned into a constant power flyback converter operating in discontinuous conduction mode (DCM).




Figure 24. Direct Line-Injection Circuit




Figure 25. FLTR2 Waveform with No Dimmer

The LM3448 normally works as a constant off-time regulator, but by injecting a $1.0V_{PK}$ rectified AC voltage into the FLTR2 pin, the on-time can be made to be constant. With a DCM flyback converter the primary side current, $i_L(t)$, needs to increase as the rectified input voltage, $V_+(t)$, increases as shown in the following equations,

$$v = L \frac{di}{dt} \quad (1)$$

or,

$$t_{ON} = L \frac{\Delta i_L(t)}{V_+(t)} \quad (2)$$

Therefore a constant on-time (since inductor L is constant) can be obtained.

By using the line voltage injection technique, the FLTR2 pin has the voltage wave shape shown in [Figure 25](#) on it with no TRIAC dimmer in-line. Peak voltage at the FLTR2 pin should be kept below 1.25V otherwise current limit will be tripped. Capacitor C18 in conjunction with resistor R20 acts a filter for noise. Using this technique a power factor greater than 0.90 can be achieved. [Figure 26](#) shows how a constant on-time is maintained.

The worst-case average input current is calculated at the minimum peak input voltage and targeted converter efficiency η ,

$$I_{IN-AVE} = \frac{2 \times P_{OUT}}{\eta \times V_{IN-PK(MIN)}} \quad (7)$$

where,

$$V_{IN-PK(MIN)} = V_{IN(MIN)} \sqrt{2} \quad (8)$$

Next the worst-case peak input current $i_{IN-PK(MAX)}$ is calculated. From Figure 27, the area of the triangle (highlighted with the dashed oval) is the average input current. Therefore,

$$i_{IN-PK(MAX)} = \frac{2 \times I_{IN-AVE}}{D} \quad (9)$$




Figure 27. DCM Flyback Current Waveforms

Switching MOSFET (SW FET)

From its datasheet, the LM3448's SW FET voltage breakdown rating $V_{DS(MAX)}$ is 600V. Due to a transformer's inherent leakage inductance, some ringing V_{RING} on the drain of the SW FET will be present and must also be taken into consideration when choosing a turns ratio. V_{RING} will depend on the design of the transformer. A good starting point is to design for 50V of ringing while planning for 100V of ringing if additional margin is needed.

The maximum reflected voltage V_{REFL} based on a turns ratio of "n" at the primary also needs to be calculated,

$$V_{REFL} = V_{OUT} \times n \quad (10)$$

The maximum SW FET drain-to-source voltage is then calculated based on the maximum reflected voltage V_{REFL} , ringing on the SW FET drain and the maximum peak input voltage $V_{IN-PK(MAX)}$,

$$V_{DS(MAX)} = V_{RING} + V_{REFL} + V_{IN-PK(MAX)} \quad (11)$$

where,

$$V_{IN-PK(MAX)} = V_{IN(MAX)} \sqrt{2} \quad (12)$$

and the following condition must be met,

$$V_{DS(MAX)} < 600V \quad (13)$$

Peak and RMS SW FET currents are calculated along with maximum SW FET power dissipation based on the SW FET R_{DS-ON} value,

$$I_{SWFET-PK(MAX)} = I_{IN-PK(MAX)} = \frac{2 \times I_{IN-AVE}}{D} \quad (14)$$

$$I_{SWFET-RMS(MAX)} = I_{IN-PK(MAX)} \times \sqrt{\frac{D}{3}} \quad (15)$$

$$P_{SWFET(MAX)} = I_{SWFET-RMS(MAX)}^2 \times R_{DS-ON} \quad (16)$$

Current Limit

The peak current limit I_{LIM} should be at least 25% higher than the maximum peak input current,

$$(R21 || R22) = \frac{1.27V}{I_{LIM}} = \frac{1.27V}{1.25 \times I_{SWFET-PK(MAX)}} \quad (17)$$

The parallel sense resistor combination will need to dissipate the maximum power,

$$P_{(R21 || R22)} = I_{SWFET-RMS(MAX)}^2 \times (R21 || R22) \quad (18)$$

Re-circulating Diode

The main re-circulating diode (D4) should be sized to block the maximum reverse voltage $V_{RD4(MAX)}$, operate at the maximum average current $I_{D4(MAX)}$, and dissipate the maximum power $P_{D4(MAX)}$ as determined by the following equations,

$$V_{RD4(MAX)} = V_{OUT} + \left(\frac{V_{IN-PK(MAX)}}{n} \right) \quad (19)$$

$$I_{D4(MAX)} = I_{OUT} \quad (20)$$

$$P_{D4(MAX)} = I_{D4(MAX)} \times V_f(D4) \quad (21)$$

12.2 Transformer

Primary Inductance

The maximum peak input current $i_{IN-PK(MAX)}$ occurring at the minimum AC voltage peak $V_{IN-PK(MIN)}$ determines the worst case scenario that the converter must be designed for in order to stay in DCM. Using the equation for inductor voltage,

$$v = L \frac{di}{dt} \quad (22)$$

and rearranging with the previously calculated parameters,

$$L_{CRIT} = \frac{V_{IN-PK(MIN)} \times D}{f_{SW} \times I_{IN-PK(MAX)}} \quad (23)$$

provides an inductance L_{CRIT} where the flyback converter will operate at the boundary of CCM for a switching frequency f_{SW} . In order to ensure DCM operation, a general rule of thumb is to pick a primary inductance L_P at 85% of the L_{CRIT} value.

Transformer Geometries and Materials

The length of the gap necessary for energy storage in the flyback transformer can be determined numerically; however, this can lead to non-standard designs. Instead, an appropriate A_L core value (a value somewhere between 65nH/turns² and 160nH/turns² is a good starting point) can be chosen that will imply the gap size. A_L is an industry standard used to define how much inductance, per turns squared, that a given core can provide. With the initial chosen A_L value, the number of turns on the primary and secondary are calculated,

$$N_P = \sqrt{\frac{L_P}{A_L}} \quad (24)$$

$$N_S = \frac{N_P}{n} \quad (25)$$

Given the target operating frequency and the maximum output power, a core size can be chosen using the vendor's specifications and recommendations. This choice can then be validated by calculating the maximum operating flux density given the core cross-sectional area A_e of the chosen core,

$$B_{MAX} = \frac{L_P \times i_{IN-PK(MAX)}}{N_P \times A_e} \quad (26)$$

With most common core materials, the maximum operating flux density should be set somewhere between 250mT and 300mT. If the calculation is below this range, then A_L should be increased to the next standard value and the turns and maximum flux density calculations iterated. If the calculation is above this range, then A_L should be decreased to the next standard value and the turns and maximum flux density calculations iterated. With the flux density appropriately set, the core material for the chosen core size can be determined using the vendor's specifications and recommendations. Note that there are core materials that can tolerate higher flux densities; however, they are usually more expensive and not practical for these designs. The rest of the transformer design can be done with the aid of the manufacturer. There are calculated trade-offs between the different loss mechanisms and safety constraints that determine how well a transformer performs. This is an iterative process and can ultimately result in the choice of a new core or switching frequency range. The previous steps should reduce the number of iterations significantly but a good transformer manufacturer is invaluable for completion of the process.

Clamp

Figure 28 shows a large ringing (V_{RING}) on the SW FET drain due to the leakage inductance of the transformer and output capacitance of SW FET.




Figure 28. Switch Node Ringing

A clamp circuit is necessary to prevent damage to SW FET from excessive voltage. This evaluation board uses a transient voltage suppression (TVS) clamp D1, shown in Figure 29.




Figure 29. TVS Diode Clamp

When the LM3448's internal SW FET is on and the drain voltage is low, the blocking diode (D3) is reverse biased and the clamp is inactive. When the SW FET is turned off, the drain voltage rises past the nominal voltage (reflected voltage plus the input voltage). If it reaches the TVS clamp voltage plus the input voltage, the clamp prevents any further rise. The TVS diode (D1) voltage is set to prevent the SW FET from exceeding its maximum rating and should be greater than the "output voltage x turns ratio" but less than the expected amount of ringing,

$$V_{\text{TVS-D1}} = \frac{3}{2} \times V_{\text{REFL}} \quad (27)$$

This clamp method is fairly efficient and very simple compared to other commonly used methods. Note that if the ringing is large enough that the clamp activates, the ringing energy is radiated at higher frequencies. Depending on PCB layout, EMI filtering method, and other application specific items, the clamp can present problems with regards to meeting radiated EMI standards. If the TVS clamp becomes problematic, there are many other clamp options easily found in a basic literature search.

12.3 Bias Supplies and Capacitances

The bias supply circuits shown in Figure 30 and Figure 31 enables instant turn-on through Q1 while providing an auxiliary winding for high efficiency steady state operation. The two bias paths are each connected to V_{CC} through a diode (D7, D9) to ensure the higher of the two is providing V_{CC} current.




Figure 30. Bias Supply Circuits




Figure 31. Auxiliary Winding Bias Circuit

PassFET Bias Circuit

The passFET (Q1) is used in its linear region to stand-off the line voltage from the LM3448 regulator. Both the V_{CC} startup current and discharging of the EMI filter capacitance for proper phase angle detection are handled by Q1. Therefore Q1 has to block the maximum peak input voltage and have both sufficient surge and power handling capability with regards to its safe operating area (SOA). The design equations are,

$$V_{Q1} = V_{IN-PK(MAX)} \quad (28)$$

$$I_{Q1} = \frac{V_{Z(D5)} - V_{GS(Q1)}}{R11} \quad (29)$$

$$P_{Q1} \approx V_{Q1} \times I_{Q1} \quad (30)$$

Note that if additional TRIAC holding current is to be sourced through Q1, then the transistor will need to be sized appropriately to handle the additional current and power dissipation requirements.

Auxiliary Winding Bias Circuit

For high efficiency during steady-state operation, an additional winding is used to establish an auxiliary voltage V_{AUX} used to provide a V_{CC} bias voltage. A minimum value of 13V is recommended for V_{AUX} . An auxiliary transformer turns ratio n_{AUX} and corresponding turns calculation is used to size the primary auxiliary winding N_A ,

$$n_{AUX} = \frac{V_{OUT}}{V_{AUX}} \quad (31)$$

$$N_A = \frac{N_S}{n_{AUX}} \quad (32)$$

The minimum primary bias supply capacitance (C14||C15), given a minimum V_{CC} ripple specification at twice the line frequency f_{2L} , is calculated to keep V_{CC} above UVLO at the worst-case current,

$$(C14||C15) = \frac{I_{CC}}{\Delta V_{CC} \times f_{2L}} \quad (33)$$

Input Capacitance

The input capacitor of the flyback (C2) has to be able to provide energy during the worst-case switching period at the peak of the AC voltage input. C2 should be a high frequency, high stability capacitor (usually a metallized film capacitor, either polypropylene or polyester) with an AC voltage rating equal to the maximum input voltage. C2 should also have a DC voltage rating exceeding the maximum peak input voltage + half of the peak to peak input voltage ripple specification. The minimum required input capacitance is calculated given the same ripple specification,

$$C2 = \frac{L_P \times I_{P-PK(MAX)}^2}{\left(V_{IN-PK(MIN)} + \frac{\Delta V_{IN-PK}}{2} \right)^2 - \left(V_{IN-PK(MIN)} - \frac{\Delta V_{IN-PK}}{2} \right)^2} \quad (34)$$

Output Capacitance

C12 should be a high quality electrolytic capacitor with a voltage rating greater than the specified over-voltage protection threshold V_{OVP} . Given the desired voltage ripple, the minimum output capacitance is calculated,

$$C12 = \frac{P_{OUT}}{2\pi \times f_L \times V_{OUT} \times \Delta V_{OUT}} \quad (35)$$

12.4 COFF Current Source

The current source used to establish the constant off-time is shown in [Figure 32](#).




Figure 32. COFF Current Source Circuit

Capacitor C20 will be charged with current from the V_{CC} supply through resistor R23. The COFF pin threshold will therefore be tripped based on the following capacitor equation,

$$1.276V = V_{CC}(1 - e^x) \quad (36)$$

where,

$$x = \frac{-t_{OFF}}{(R23 \times C20)} \quad (37)$$

Solving for off-time t_{OFF} results in,

$$t_{OFF} = -R23 \times C20 \times \left[\ln \left(1 - \frac{1.276V}{V_{CC}} \right) \right] \quad (38)$$

and we also know that the t_{OFF} is calculated where T_s is the switching period,

$$t_{OFF} = T_s - (D \times T_s) \quad (39)$$

Re-arranging and substituting equations results in the following equation where COFF is typically chosen as value around 330pF,

$$R23 = \frac{-t_{OFF}}{C20 \left[\ln \left(1 - \frac{1.276V}{V_{CC}} \right) \right]} \quad (40)$$

12.5 TRIAC Holding Circuit

An optional TRIAC holding current circuit is also provided on the evaluation board as shown in [Figure 33](#). The DIM pin signal is applied through an RC filter as a varying DC voltage to Q4 such that the voltage on the FLTR2 pin is adjusted and additional holding current can be sunk.




Figure 33. TRIAC Holding Circuit

12.6 Overvoltage Protection

The circuit described in Figure 34 provides over-voltage protection (OVP) in case of LED open circuit failure. The use of this circuit is recommended for stand-alone LED driver designs where it is essential to recover from a momentary open circuit without damaging any part of the circuit. In the case of an integrated LED lamp (where the LED load is permanently connected to the driver output) a simple zener diode or TVS based overvoltage protection is suggested as a cost effective solution. The zener diode/TVS offers protection against a single open circuit event and prevents the output voltage from exceeding the regulatory limits. Depending on the LED driver design specifications, either one or both techniques can be used to meet the target regulatory agency approval




Figure 34. OVP Circuit

The OVP threshold is programmable and is set by selecting appropriate value of zener diode D11. The capacitor C11 across the base of transistor Q3 is used to filter the voltage ripple present on the auxiliary voltage and prevent false OVP tripping due to voltage spikes caused by leakage inductance.

The circuit operation is simple and based on biasing of transistor Q3 during fault conditions such that it pulls down the voltage on the FLTR2 pin to ground. The bias current depends on how much overdrive voltage is generated above the zener diode threshold. For proper circuit operation, it is recommended to design for 4V overdrive in order to adequately bias the transistor. Therefore the zener diode should be selected based on the expression,

$$V_Z = \frac{N_A}{N_S} \times V_{OVP} - 4 \quad (41)$$

where, V_z is the zener diode threshold, N_A and N_S are the number of transformer auxiliary and secondary turns respectively, and V_{OVP} is the maximum specified output voltage.

12.7 Input Filter

Background

Since the LM3448 is used for AC to DC systems, electromagnetic interference (EMI) filtering is critical to pass the necessary standards for both conducted and radiated EMI. This filter will vary depending on the output power, the switching frequencies, and the layout of the PCB. There are two major components to EMI: differential noise and common-mode noise. Differential noise is typically represented in the EMI spectrum below approximately 500kHz while common-mode noise shows up at higher frequencies.




Figure 35. Input EMI Filter

Conducted

Figure 35 shows a typical filter used with this LM3448 flyback design. In order to conform to conducted standards, a fourth order filter is implemented using inductors and "X" rated AC capacitors. If sized properly, this filter design can provide ample attenuation of the switching frequency and lower order harmonics contributing to differential noise. A "Y" rated AC capacitor (C1) from the primary ground to the secondary ground is also critical for reduction of common-mode noise (refer to "Evaluation Board Schematic"). This combination of filters along with any necessary damping can easily provide a passing conducted EMI signature.

Radiated

Conforming to radiated EMI standards is much more difficult and is completely dependent on the entire system including the enclosure. C1 will also help reduce radiated EMI; however, reduction of dV/dt on switching edges and PCB layout iterations are frequently necessary as well. Consult available literature and/or an EMI specialist for help with this. Several iterations of component selection and layout changes may be necessary before passing a specific radiated EMI standard.

Interaction with Dimmers

In general input filters and forward phase dimmers do not work well together. The TRIAC needs a minimum amount of holding current to function. The converter itself is demanding a certain amount of current from the input to provide to its output, and the input filter is providing or taking current depending upon the dV/dt of the capacitors. The best way to deal with this problem is to minimize filter capacitance and increase the regulated hold current until there is enough current to satisfy the dimmer and filter simultaneously.

12.8 Inrush Limiting and Damping

Inrush

With a forward phase dimmer, a very steep rising edge causes a large inrush current every cycle as shown in Figure 36. Series resistance (R5, R9) can be placed between the filter and the TRIAC to limit the effect of this current on the converter and to provide some of the necessary holding current at the same time. This will degrade efficiency but some inrush protection is always necessary in any AC system due to startup. The size of R5 and R9 are best found experimentally as they provide attenuation for the whole system.




Figure 36. Inrush Current Spike

Damper

The inrush spike can also excite a resonance between the input filter of the TRIAC and the input filter of the converter. The associated interaction can cause the current to ring negative, as shown in Figure 36, thereby shutting off the TRIAC. A TRIAC damper can be placed between the dimmer and the EMI filter to absorb some of the ringing energy and reduce the potential for misfires. The damper is also best sized experimentally due to the large variance in TRIAC input filters. Resistors R5 and R9 can also be increased to help dampen the ringing at the expense of some efficiency and power factor performance.

13 Design Calculations

The following is a step-by-step procedure with calculations for a 230V, 6.5W flyback design.

13.1 Specifications

$$f_L = 50\text{Hz}$$

$$f_{\text{SW(MIN)}} = 72\text{kHz}$$

$$V_{\text{IN(NOM)}} = 230\text{VAC}$$

$$V_{\text{IN(MIN)}} = 180\text{VAC}$$

$$V_{\text{IN(MAX)}} = 265\text{VAC}$$

$$I_{\text{LED}} = 245\text{mA}$$

$$\Delta v_{\text{OUT}} = 1\text{V}$$

$$\Delta v_{\text{IN-PK}} = 35\text{V}$$

$$\text{SW FET } V_{\text{DS(MAX)}} = 600\text{V}$$

$$\text{SW FET } R_{\text{DS-ON}} = 3.5\Omega$$

$$V_{\text{f(D4)}} = 0.8\text{V}$$

$$V_{\text{RING}} = 50\text{V}$$

$$P_{\text{OUT(MAX)}} = 6.5\text{W}$$

$$V_{\text{OUT}} = 26.5\text{V}$$

$$V_{\text{OVP}} = 47\text{V}$$

$$V_{\text{AUX}} = 13\text{V}$$

$$\eta = 85\%$$

$$n = 5$$

$$A_L = 90\text{nH/turns}^2$$

$$A_e = 19.49\text{mm}^2$$

$$V_{\text{CC}} = 12\text{V}$$

$$V_{\text{Z(D5)}} = 12\text{V}$$

$$R_{11} = 49.9\text{k}\Omega$$

$$V_{\text{GS(Q1)}} = 0.7\text{V}$$

13.2 Preliminary Calculations

Nominal peak input voltage:

$$V_{\text{IN-PK(NOM)}} = 230\text{V}\sqrt{2} = 325\text{V} \quad (42)$$

Maximum peak input voltage:

$$V_{\text{IN-PK(MAX)}} = 265\text{V}\sqrt{2} = 375\text{V} \quad (43)$$

Minimum peak input voltage:

$$V_{\text{IN-PK(MIN)}} = 180\text{V}\sqrt{2} = 255\text{V} \quad (44)$$

Maximum average input current:

$$I_{\text{IN-AVE}} = \frac{2 \times 6.5\text{W}}{0.85 \times 255\text{V}} = 0.060\text{A} \quad (45)$$

Duty cycle:

$$D = \frac{(26.5\text{V} \times 5)}{(26.5\text{V} \times 5) + 325\text{V}} = 28.9\% \quad (46)$$

Maximum peak input current:

$$I_{\text{IN-PK(MAX)}} = \frac{(2 \times 0.060\text{A})}{0.289} = 0.415\text{A} \quad (47)$$

13.3 SW FET

Maximum reflected voltage:

$$V_{\text{REFL}} = 26.5\text{V} \times 5 = 132.5\text{V} \quad (48)$$

Maximum drain-to-source voltage:

$$V_{DS(MAX)} = 50V + 132.5V + 375V = 557V \quad (49)$$

Maximum peak MosFET current:

$$I_{SWFET-PK(MAX)} = 0.415A \quad (50)$$

Maximum RMS MosFET current:

$$I_{SWFET-RMS(MAX)} = 0.415A \times \sqrt{\frac{0.289}{3}} = 0.129A \quad (51)$$

Maximum power dissipation:

$$P_{SWFET(MAX)} = (0.129A)^2 \times 3.5\Omega = 0.058W \quad (52)$$

13.4 Current Sense

Current Limit:

$$I_{LIM} = 1.25 \times 0.415A = 0.519A \quad (53)$$

Sense resistor:

$$R_{SNS} = (R21 || R22) = \frac{1.27V}{0.519A} = 2.45\Omega \quad (54)$$

Power dissipation:

$$P_{(R21 || R22)} = (0.129A)^2 \times 2.45\Omega = 0.041W \quad (55)$$

Resulting component choice:

$$R21 = 2.8\Omega, 0.25W$$

$$R22 = 21\Omega, 0.125W$$

(56)

13.5 Re-Circulating Diode

Maximum reverse blocking voltage:

$$V_{RD4(MAX)} = 26.5V + \frac{375V}{5} = 101.5V \quad (57)$$

Maximum peak diode current:

$$I_{D4-PK(MAX)} = 0.415A \times 5 = 2.08A \quad (58)$$

Maximum average diode current:

$$I_{D4(MAX)} = 0.245A \quad (59)$$

Maximum power dissipation:

$$P_{D4(MAX)} = 0.245A \times 0.8V = 0.196W \quad (60)$$

Resulting component choice:

$$D4 = 100V, 1A$$

(61)

13.6 Transformer

Calculated primary inductance:

$$L_{\text{CRIT}} = \frac{255\text{V} \times 0.289}{72\text{kHz} \times 0.415\text{A}} = 2.47\text{mH} \quad (62)$$

Chosen primary inductance:

$$L_p = 0.85 \times L_{\text{CRIT}} = 2.10\text{mH} \quad (63)$$

Number of primary turns:

$$N_p = \sqrt{\frac{2.10\text{mH}}{90\text{nH/turns}^2 \times (1\text{E-}9)}} = 153\text{turns} \quad (64)$$

Chosen primary turns: 154 turns

Number of secondary turns:

$$N_s = \frac{154}{5} = 31\text{turns} \quad (65)$$

Number of auxiliary turns:

$$n_{\text{AUX}} = \frac{26.5\text{V}}{13\text{V}} = 2.04 \quad (66)$$

$$N_A = \frac{31}{2.04} = 15\text{turns} \quad (67)$$

Maximum flux density:

$$B_{\text{MAX}} = \frac{2.10\text{mH} \times 0.415\text{A}}{154 \times 19.49\text{mm}^2} \times 1\text{E}6 = 0.290\text{T} \quad (68)$$

Resulting component choice:

$$\begin{aligned} N_p &= 154\text{turns} \\ N_s &= 31\text{turns} \\ N_A &= 15\text{turns} \end{aligned} \quad (69)$$

13.7 COFF Current Source

Calculate off-time,

$$t_{\text{OFF}} = 13.9\mu\text{s} - (0.289 \times 13.9\mu\text{s}) = 9.9\mu\text{s} \quad (70)$$

Choose capacitor C20: 330pF

Calculate R23,

$$R23 = \frac{-9.9\mu\text{s}}{330\text{pF} \left[\ln \left(1 - \frac{1.276\text{V}}{12\text{V}} \right) \right]} = 267\text{k}\Omega \quad (71)$$

13.8 PassFET

Calculate maximum peak voltage:

$$V_{Q1} = V_{IN-PK(MAX)} = 375V \quad (72)$$

Calculate current:

$$I_{Q1} = \frac{12V - 0.7V}{49.9k\Omega} = 226\mu A \quad (73)$$

Calculate power dissipation:

$$P_{Q1} \approx 375V \times 226\mu A = 85mW \quad (74)$$

Resulting component choice:

$$Q1 = 200mA, 600V \quad (75)$$

13.9 Input Capacitance

Minimum capacitance:

$$C2 = \frac{(2.10mH \times 0.415A)^2}{\left(255V + \frac{35V}{2}\right)^2 - \left(255V - \frac{35V}{2}\right)^2} = 20nF \quad (76)$$

AC Voltage rating:

$$V_{C2(AC\ Rating)} > 265VAC \quad (77)$$

DC Voltage rating:

$$V_{C2(DCRating)} > 375V + \frac{35V}{2} = 393V \quad (78)$$

Resulting component choice:

$$C2 = 0.047\mu F, 275VAC, 400VDC \quad (79)$$

13.10 Output Capacitance

Minimum capacitance:

$$C12 = \frac{6.5W}{(2\pi \times 50Hz \times 26.5V \times 1V)} = 781\mu F \quad (80)$$

Voltage rating:

$$V_{C3} > 47V \quad (81)$$

Resulting component choice:

$$C3 = 780\mu F, 50V \quad (82)$$

13.11 Overvoltage Protection Zener Diode

Calculate Zener diode:

$$V_Z = \left(\frac{15}{31} \times 47V \right) - 4 = 19V \quad (83)$$

Resulting component choice:

$$V_Z = 18V \quad (84)$$

13.12 Transil Clamp


TVS clamp voltage:

$$V_{TVS-D1} = \left(\frac{3}{2} \right) \times 132.5V = 199V \quad (85)$$

Resulting component choice:

$$D1 = 250V, TVS \quad (86)$$

14 Evaluation Board Schematic



WARNING

The LM3448 evaluation board has exposed high voltage components that present a shock hazard. Caution must be taken when handling the evaluation board. Avoid touching the evaluation board and removing any cables while the evaluation board is operating. Isolating the evaluation board rather than the oscilloscope is highly recommended.

WARNING

The ground connection on the evaluation board is NOT referenced to earth ground. If an oscilloscope ground lead is connected to the evaluation board ground test point for analysis and AC power is applied, the fuse (F1) will fail open. The oscilloscope should be powered via an isolation transformer before an oscilloscope ground lead is connected to the evaluation board.

WARNING

The LM3448 evaluation board should not be powered with an open load. For proper operation, ensure that the desired number of LEDs are connected at the output before applying power to the evaluation board.


15 Bill of Materials

Part ID	Description	Manufacturer	Part Number
C1	Ceramic, X7R, 250VAC, 10%	Murata Electronics North America	DE1E3KX332MA5BA01
C2	Polypropylene Film Capacitors 400V .033uF 5% PCM 10	WIMA	MKP1G023303F00JSSD
C3	CAP, CERM, 330pF, 630V, +/-5%, C0G/NP0, 1206	TDK	C3216C0G2J331J
C4	CAP FILM MKP .0047UF 310VAC X2	Vishay/BC comp	BFC233820472
C5	CAP, Film, 0.033uF, 630V, +/-10%, TH	EPCOS Inc	B32921C3333K
C6, C7	CAP CER 68000PF 630V X7R 1210	TDK	C3225X7R2J683M
C8	DNP	-	-
C9	DNP	-	-
C10	DNP	-	-
C11, C13	CAP, CERM, 1uF, 35V, +/-10%, X7R, 0805	Taiyo Yuden	GMK212B7105KG-T
C12	CAP ALUM 680UF 50V 20% RADIAL	Nichicon	UPW1H681MHD6
C14	CAP, CERM, 0.1uF, 25V, +/-10%, X7R, 0603	MuRata	GRM188R71E104KA01D
C15	CAP, CERM, 22uF, 25V, +/-10%, X5R, 1210	MuRata	GRM32ER61E226KE15L
C16	CAP, CERM, 0.47uF, 16V, +/-10%, X7R, 0603	MuRata	GRM188R71C474KA88D
C17	CAP, CERM, 0.22uF, 16V, +/-10%, X7R, 0603	TDK	C1608X7R1C224K
C18	CAP, CERM, 2200pF, 50V, +/-10%, X7R, 0603	MuRata	GRM188R71H222KA01D
C20	CAP, CERM, 330pF, 50V, +/-5%, C0G/NP0, 0603	MuRata	GRM1885C1H331JA01D
D1	Diode, TVS, 250V, 600W, UNI, 5%, SMB	Littelfuse Inc	P6SMB250A
D2	Diode, Switching-Bridge, 600V, 0.8A, MiniDIP	Diodes Inc.	HD06-T
D3	Diode, Silicon, 1000V, 1A, SOD-123	Comchip Technology	CGRM4007-G
D4	Diode, Schottky, 100V, 1A, SMA	STMicroelectronics	STPS1H100A
D5, D10	Diode, Zener, 13V, 200mW, SOD-323	Diodes Inc	DDZ13BS-7
D6	Diode, Zener, 47V, 550mW, SMB	ON Semiconductor	1SMB5941BT3G

D7, D8, D9	Diode, Schottky, 100V, 150 mA, SOD-323	STMicroelectronics	BAT46JFILM
D11	DIODE ZENER 17V 500MW SOD-123	Diodes Inc.	DDZ9704-7
F1	Fuse, 500mA, 250V, Time-Lag, SMT	Littelfuse Inc	RST 500
L1, L2	Inductor, Shielded, 4.7mH, 130mA, 7.5mm Radial	TDK Corporation	TSL0808RA-472JR17-PF
Q1	MOSFET, N-CH, 600V, 200mA, SOT-223	Fairchild Semiconductor	FQT1N60CTF_WS
Q2	TRANSISTOR NPN 300V SOT23	Diodes Inc.	MMBTA42-7-F
Q3	TRANS GP SS NPN 40V SOT323	ON Semi	MMBT3904WT1G
Q4	MOSFET, N-CH, 60V, 0.24A, SOT-23	Vishay-Siliconix	2N7002E-T1-E3
R1	RES, 221 ohm, 1%, 0.25W, 1206	Vishay-Dale	CRCW1206221RFKEA
R2, R7	RES, 200k ohm, 1%, 0.25W, 1206	Vishay-Dale	CRCW1206200KFKEA
R3, R8	RES, 309k ohm, 1%, 0.25W, 1206	Vishay-Dale	CRCW1206309KFKEA
R4, R12	RES, 10k ohm, 5%, 0.25W, 1206	Vishay-Dale	CRCW120610K0JNEA
R5, R9	RES, 22 ohm, 10%, 2W, Axial, Fusible	WELWYN	EMC2-22RK
R6	RES, 820 ohm, 5%, 1W, 2512	Vishay/Dale	CRCW2512820RJNEG
R10	DNP	-	-
R11	RES, 49.9k ohm, 1%, 0.125W, 0805	Vishay-Dale	CRCW080549K9FKEA
R13	RES, 33 ohm, 5%, 0.25W, 1206	Vishay-Dale	CRCW120633R0JNEA
R14	RES, 75 ohm, 5%, 0.125W, 0805	Vishay-Dale	CRCW080575R0JNEA
R15	RES, 10.0k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW060310K0FKEA
R16	RES, 280k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW0603280KFKEA
R17	RES, 475k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW0603475KFKEA
R18	RES, 49.9k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW060349K9FKEA
R20	RES, 1.91k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW06031K91FKEA
R21	RES 3.60 OHM 1/4W 1% 1206 SMD	Vishay/Dale	CRCW12063R60FKEA
R22	RES, 21.0 ohm, 1%, 0.125W, 0805	Vishay-Dale	CRCW080521R0FKEA
R23	RES, 294k ohm, 1%, 0.1W, 0603	Vishay-Dale	CRCW0603294KFKEA
T1	Transformer	Würth Electronics Midcom	750815045 Rev 00
U1	LED Driver	Texas Instruments	LM3448
VR1	Varistor 275V 55J 10mm DISC	EPCOS Inc	S10K275E2

16 Transformer Design

Mfg: Wurth Electronics Midcom, Part #: 750815045 Rev.00



ELECTRICAL SPECIFICATIONS @ 25°C unless otherwise noted:

D.C. RESISTANCE (@20°C):	1-3 , 5.20 Ohms $\pm 10\%$. 4-5 , 0.94 Ohms $\pm 10\%$. 7-9 , 0.41 Ohms $\pm 10\%$.
DIELECTRIC RATING:	4500VAC, 1 minute tested by applying 4500VAC for 1 second between pins 3-7 (1+4). 1000VAC, 1 minute tested by applying 1250VAC for 1 second between pins 3-4.
INDUCTANCE:	3.45 mH $\pm 10\%$, 10kHz, 100mVAC, 0mADC, 1-3, Ls.
SATURATION CURRENT:	375mA saturating current that causes 20% rolloff from initial inductance.
LEAKAGE INDUCTANCE:	35.0µH typ., 70.0µH max., 100kHz, 100mVAC, 1-3(4+5,7+9), Ls.
URNS RATIO:	(3-1):(7-9), (5.025):(1.00), $\pm 1\%$. (3-1):(4-5), (10.88):(1.00), $\pm 1\%$. (3-2):(2-1), (1):(1.00), $\pm 1\%$.

Designed to comply with the following requirements as defined by IEC60950-1, EN60950-1, UL60950-1/CSA60950-1 and AS/NZS60950.1:

- Reinforced insulation for a primary circuit at a working voltage of 400VDC.

17 PCB Layout

NOTE: Spacing between traces and components of this evaluation board are based on high voltage recommendations for designs that will be potted. Users are cautioned to satisfy themselves as to the suitability of this design for the intended end application and take any necessary precautions where high voltage layout and spacing rules must be followed.




Figure 37. Top Layer




Figure 38. Bottom Layer

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com