# 16 Megabit (2M x8-Bit) Multi-Purpose Flash SST39VF016Q



Advance Information

### **FEATURES:**

- Organized as 2M x8
- Single 2.7-3.6V Read and Write Operations
- V<sub>DDQ</sub> Power Supply to Support 5V I/O
- Superior Reliability
  - Endurance: 100,000 Cycles (typical)
  - Greater than 100 years Data Retention
- Low Power Consumption:
  - Active Current: 15 mA (typical)
  - Standby Current: 4 μA (typical)
  - Auto Low Power Mode: 4 μA (typical)
- Small Sector-Erase Capability (512 sectors)
  - Uniform 4 KByte sectors
- Block-Erase Capability (32 blocks)
  - Uniform 64 KByte blocks
- Fast Read Access Time:
  - 70 and 90 ns

- Latched Address and Data
- Fast Sector-Erase and Byte-Program:
  - Sector-Erase Time: 18 ms (typical)
  - Block-Erase Time: 18 ms (typical)
  - Chip-Erase Time: 70 ms (typical)
  - Byte-Program Time: 14 µs (typical)
  - Chip Rewrite Time: 30 seconds (typical)
- Automatic Write Timing
  - Internal VPP Generation
- · End of Write Detection
  - Toggle Bit
  - Data# Polling
- CMOS I/O Compatibility
- JEDEC Standard
  - Flash EEPROM Pinouts and command sets
- Packages Available
  - 40-Pin TSOP (10mm x 20mm)

### **PRODUCT DESCRIPTION**

The SST39VF016Q device is a 2M x8 CMOS Multi-Purpose Flash (MPF) manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF016Q writes (Program or Erase) with a 2.7-3.6V power supply. The SST39VF016Q conforms to JEDEC standard pinouts for x8 memories.

Featuring high performance Byte-Program, the SST39VF016Q device provides a typical Byte-Program time of 14 µsec. The entire memory can typically be erased and programmed byte-by-byte in 30 seconds, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent write, the SST39VF016Q has on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, the SST39VF016Q is offered with a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

The SST39VF016Q device is suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, the SST39VF016Q significantly improves performance and reliability, while lowering power consumption. The SST39VF016Q inherently uses less energy

during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. The SST39VF016Q also improves flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high density, surface mount requirements, the SST39VF016Q is offered in a 40-pin TSOP package. See Figure 1 for pinout.

### **Device Operation**

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.



Advance Information

The SST39VF016Q also has the **Auto Low Power** mode which puts the device in a near standby mode after data has been accessed with a valid Read operation. This reduces the  $I_{DD}$  active read current from typically 15 mA to typically 4  $\mu A$ . The Auto Low Power mode reduces the typical  $I_{DD}$  active read current to the range of 1 mA/MHz of read cycle time. The device exits the Auto Low Power mode with any address transition or control signal transition used to initiate another Read cycle, with no access time penalty.

### Read

The Read operation of the SST39VF016Q is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 2).

### **Byte-Program Operation**

The SST39VF016Q is programmed on a byte-by-byte basis. The Program operation consists of three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load byte address and byte data. During the Byte-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed within 20 µs. See Figures 3 and 4 for WE# and CE# controlled Program operation timing diagrams and Figure 15 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored.

### Sector/Block-Erase Operation

The Sector/Block-Erase operation allows the system to erase the device on a sector-by-sector (or block-by-block) basis. The SST39VF016Q offers both small Sector-Erase and large Block-Erase mode. The sector architecture is based on uniform sector size of 4 KByte. The Block-Erase mode is based on uniform block size of 64 KByte. The Sector-Erase operation is initiated by executing a six-byte-command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The address lines A12-A20 are used to determine the sector address. The Block-Erase operation is initiated by executing a six-byte-command sequence with Block-Erase command (50H) and block address (BA) in the last bus cycle. The

address lines A16-A20 are used to determine the block address. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE#pulse. The end of Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 8 and 9 for timing waveforms. Any commands issued during the Sector or Block-Erase operation are ignored.

### **Chip-Erase Operation**

The SST39VF016Q provides a Chip-Erase operation, which allows the user to erase the entire memory array to the "1" state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six byte command sequence with Chip-Erase command (10H) at address 5555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 4 for the command sequence, Figure 7 for timing diagram, and Figure 18 for the flowchart. Any commands issued during the Chip-Erase operation are ignored.

### Write Operation Status Detection

The SST39VF016Q provides two software means to detect the completion of a write (Program or Erase) cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data# Polling (DQ $_7$ ) and Toggle Bit (DQ $_6$ ). The end of write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ7 or DQ6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

### Data# Polling (DQ7)

When the SST39VF016Q is in the internal Program operation, any attempt to read DQ $_7$  will produce the complement of the true data. Once the Program operation is completed, DQ $_7$  will produce true data. The device is then ready for the next operation. During internal Erase operation, any attempt to read DQ7 will produce a '0'. Once the internal Erase



Advance Information

operation is completed, DQ7 will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector, Block or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 5 for Data# Polling timing diagram and Figure 16 for a flowchart.

### Toggle Bit (DQ<sub>6</sub>)

During the internal Program or Erase operation, any consecutive attempts to read DQ $_6$  will produce alternating 1's and 0's, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the DQ $_6$  bit will stop toggling. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector, Block or Chip-Erase, the Toggle Bit is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure  $_6$  for Toggle Bit timing diagram and Figure 16 for a flowchart.

### **Data Protection**

The SST39VF016Q provides both hardware and software features to protect nonvolatile data from inadvertent writes.

### **Hardware Data Protection**

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a Write cycle.

 $\underline{V}_{DD}$  <u>Power Up/Down Detection</u>: The Write operation is inhibited when  $V_{DD}$  is less than 1.5V.

<u>Write Inhibit Mode</u>: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

### **Software Data Protection (SDP)**

The SST39VF016Q provides the JEDEC approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. The SST39VF016Q device is shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode within TRC.

### **Common Flash Memory Interface (CFI)**

The SST39VF016Q also contains the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must write three-byte sequence, same as product ID entry command with 98H

(CFI Query command) to address 5555H in the last byte sequence. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in tables 5 through 7. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

### **Product Identification**

The Product Identification mode identifies the device as the SST39VF016Q and manufacturer as SST. This mode may be accessed by hardware or software operations. The hardware operation is typically used by a programmer to identify the correct algorithm for the SST39VF016Q. Users may wish to use the Software Product Identification operation to identify the part (i.e., using the device code) when using multiple manufacturers in the same socket. For details, see Table 3 for hardware operation or Table 4 for software operation, Figure 10 for the Software ID Entry and Read timing diagram and Figure 17 for the ID Entry command sequence flowchart.

### **Product Identification Mode Exit/CFI Mode Exit**

TABLE 1: PRODUCT IDENTIFICATION TABLE

	Address	Data
Manufacturer's Code	0000H	BFH
Device Code	0001H	D9H


333 PGM T1.0

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read operation. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/ CFI Exit command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 12 for timing waveform and Figure 17 for a flowchart.

### **V<sub>DDQ</sub> - I/O Power Supply**

This pin functions as power supply pin for input/output buffers. It should be tied to V<sub>DD</sub> (2.7 - 3.6V) in a 3.0V-only system. It should be tied to a  $5.0V\pm10\%$  (4.5 - 5.5V) power supply in a mixed voltage system environment where flash memory has to be interfaced with 5V system chips.








FIGURE 1: PIN ASSIGNMENTS FOR 40-PIN TSOP PACKAGES



Advance Information

TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
A <sub>20</sub> -A <sub>0</sub>	Address Inputs	To provide memory addresses. During Sector-Erase $A_{20}$ - $A_{12}$ address lines will select the sector. During Block-Erase $A_{20}$ - $A_{16}$ address lines will select the block.
DQ <sub>7</sub> -DQ <sub>0</sub>	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
$V_{DD}$	Power Supply	To provide 3-volt supply (2.7-3.6V)
$V_{DDQ}$	I/O Power Supply	Supplies power for input/output buffers. It should be either tied to V <sub>DD</sub> (2.7 - 3.6V) for 3V I/O or to a 5.0V (4.5 - 5.5V) power supply to support 5V I/O.
Vss	Ground	
NC	No Connection	Unconnected pins.

333 PGM T2.0

TABLE 3: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	A9	DQ	Address
Read	VIL	VIL	V <sub>IH</sub>	A <sub>IN</sub>	D <sub>OUT</sub>	A <sub>IN</sub>
Program	VIL	ViH	VIL	$A_{IN}$	D <sub>IN</sub>	Ain
Erase	VIL	VIH	VIL	Х	X	Sector or block address, XXh for Chip-Erase
Standby	ViH	Χ	X	Χ	High Z	X .
Write Inhibit	X	$V_{IL}$	X	Χ	High Z/ D <sub>OUT</sub>	X
	X	Χ	V <sub>IH</sub>	X	High Z/ D <sub>OUT</sub>	X
Product Identification						
Hardware Mode	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	$V_{H}$	Manufacturer Code (BF) Device Code (D9)	$A_{20} - A_1 = V_{IL}, A_0 = V_{IL}$ $A_{20} - A_1 = V_{IL}, A_0 = V_{IH}$
Software Mode	VIL	$V_{IL}$	V <sub>IH</sub>	$A_{\text{IN}}$		See Table 4

333 PGM T3.0



Advance Information

TABLE 4: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr <sup>(1)</sup>	Data	Addr <sup>(1)</sup>	Data								
Byte-Program	5555H	AAH	2AAAH	55H	5555H	A0H	WA <sup>(3)</sup>	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA <sub>x</sub> <sup>(2)</sup>	30H
Block-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	BA <sub>x</sub> <sup>(2)</sup>	50H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry	5555H	AAH	2AAAH	55H	5555H	90H						
CFI Query Entry	5555H	AAH	2AAAH	55H	5555H	98H						
Software ID Exit/ CFI Exit	XXH	F0H										
Software ID Exit/ CFI Exit	5555H	AAH	2AAAH	55H	5555H	F0H						

333 PGM T4.0

**Notes:** (1) Address format A<sub>14</sub>-A<sub>0</sub> (Hex), Addresses A<sub>15</sub>, A<sub>16</sub>, A<sub>17</sub>, A<sub>18</sub>, A<sub>19</sub> and A<sub>20</sub> are "Don't Care" for Command sequence.

- (2) SA<sub>x</sub> for Sector-Erase; uses A<sub>20</sub>-A<sub>12</sub> address lines BA<sub>x</sub>, for Block-Erase; uses A<sub>20</sub>-A<sub>16</sub> address lines
- (3) WA = Program byte address
- (4) Both Software ID Exit operations are equivalent

### **Notes for Software ID Entry Command Sequence**

- 1. With  $A_{20}$ - $A_1$ =0; SST Manufacturer Code = BFH, is read with  $A_0$  = 0, SST39VF016Q Device Code = D9H, is read with  $A_0$  = 1.
- 2. The device does not remain in Software Product ID Mode if powered down.

Table 5: CFI Query Identification String<sup>1</sup>

Address	Data	Data	
10H 11H 12H	51H 52H 59H	Query Unique ASCII string "QRY"	
13H 14H	01H 07H	Primary OEM command set	
15H 16H	00H 00H	Address for Primary Extended Table	
17H 18H	00H 00H	Alternate OEM command set (00H = none exists)	
19H 1AH	00H 00H	Address for Alternate OEM extended Table (00H = none exits)	

Note 1: Refer to CFI publication 100 for more details.

333 PGM T5.3



Advance Information

TABLE 6: SYSTEM INTERFACE INFORMATION

Address	Data	Data		
1BH	27H	V <sub>DD</sub> Min. (Program/Erase) DQ7-DQ4: Volts, DQ3-DQ0: 100 millivolts		
1CH	36H	V <sub>DD</sub> Max. (Program/Erase) DQ7-DQ4: Volts, DQ3-DQ0: 100 millivolts		
1DH	00H	V <sub>PP</sub> min. (00H = no V <sub>PP</sub> pin)		
1EH	00H	$V_{PP}$ max. (00H = no $V_{PP}$ pin)		
1FH	04H	Typical time out for Byte-Program 2 <sup>N</sup> μs (2 <sup>4</sup> = 16 μs)		
20H	00H	Typical time out for min. size buffer program 2 <sup>N</sup> µs (00H = not supported)		
21H	04H	Typical time out for individual Sector/Block-Erase 2 <sup>N</sup> ms (2 <sup>4</sup> = 16 ms)		
22H	06H	Typical time out for Chip-Erase 2 <sup>N</sup> ms (2 <sup>6</sup> = 64 ms)		
23H	01H	Maximum time out for Byte-Program $2^N$ times typical $(2^1 \times 2^4 = 32 \mu s)$		
24H	00H	Maximum time out for buffer program 2 <sup>N</sup> times typical		
25H	01H	Maximum time out for individual Sector/Block-Erase $2^N$ times typical $(2^1 \times 2^4 = 32 \text{ ms})$		
26H	01H	Maximum time out for Chip-Erase $2^N$ times typical ( $2^1 \times 2^6 = 128$ ms)		

333 PGMT6.5

TABLE 7: DEVICE GEOMETRY INFORMATION

Address	Data	Data
27H	15H	Device size = $2^{N}$ Byte (15H = 21; $2^{21}$ = 2M Bytes)
28H 29H	00H 00H	Flash Device Interface description; 0000H = x8-only asynchronous interface
2AH 2BH	00H 00H	Maximum number of byte in multi-byte write = 2 <sup>N</sup> (00H = not supported)
2CH	02H	Number of Erase Sector/Block sizes supported by device
2DH 2EH 2FH 30H	FFH 01H 10H 00H	Sector Information (y + 1 = Number of sectors; z x 256B = sector size) y = 511 + 1 = 512 sectors (01FF = 511) z = 16 x 256 Bytes = 4 KBytes/sector (0010H = 16)
31H 32H 33H 34H	1FH 00H 00H 01H	Block Information (y + 1 = Number of blocks; z x 256B = block size) y = 31 + 1 = 32 blocks (001F = 31) z = 256 x 256 Bytes = 64 KBytes/block (0100H = 256)

333 PGM T7.5



Advance Information

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	
D. C. Voltage on Any Pin to Ground Potential	
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V <sub>DDQ</sub> + 1.0V
Voltage on A <sub>9</sub> Pin to Ground Potential	0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Surface Mount Lead Soldering Temperature (3 Seconds)	
Output Short Circuit Current <sup>(1)</sup>	50 mA
(4) -	

Note: (1) Outputs shorted for no more than one second. No more than one output shorted at a time.

### **OPERATING RANGE**

Range	Ambient Temp	Ambient Temp V <sub>DD</sub>	
Commercial	0 °C to +70 °C	2.7 - 3.6V	V <sub>DD</sub> or 4.5 - 5.5V
Industrial	-40 °C to +85 °C	2.7 - 3.6V	V <sub>DD</sub> or 4.5 - 5.5V

### AC CONDITIONS OF TEST

Input Rise/Fall Time	. 10 ns
Output Load	. C <sub>L</sub> = 100 pF
See Figures 13 and 14	



Advance Information

TABLE 8: DC OPERATING CHARACTERISTICS VDD = 2.7-3.6V AND VDDQ = VDD OR 4.5 - 5.5V

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	Power Supply Current Read Program and Erase		20 25	mA mA	CE#=OE#= $V_{IL}$ ,WE#= $V_{IH}$ , all I/Os open, Address input = $V_{IL}$ / $V_{IH}$ , at f=1/ $T_{RC}$ Min. CE#=WE#= $V_{IL}$ , OE#= $V_{IH}$ , $V_{DD}$ = $V_{DD}$ Max.
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		20	μA	CE#=V <sub>IHC</sub> , V <sub>DD</sub> = V <sub>DD</sub> Max.
I <sub>ALP</sub>	Auto Low Power Current		20	μA	CE#=V <sub>ILC</sub> , V <sub>DD</sub> = V <sub>DD</sub> Max. All inputs = V <sub>IHC</sub> or V <sub>ILC</sub> WE# = V <sub>IHC</sub>
ILI	Input Leakage Current		1	μA	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max.
ILO	Output Leakage Current		1	μA	$V_{OUT} = GND$ to $V_{DD}$ , $V_{DD} = V_{DD}$ Max.
VIL	Input Low Voltage		0.8	V	$V_{DD} = V_{DD}$ Min.
V <sub>ILC</sub>	Input Low Voltage (CMOS)		0.3	V	$V_{DD} = V_{DD} Max.$
V <sub>IH</sub>	Input High Voltage	2.0		V	$V_{DD} = V_{DD} Max.$
V <sub>IHC</sub>	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	$V_{DD} = V_{DD} Max.$
V <sub>OL</sub>	Output Low Voltage		0.4	V	$I_{OL} = 100 \mu A$ , $V_{DD} = V_{DD} Min$ .
Vон	Output High Voltage	2.4		V	$I_{OH} = -100 \mu A$ , $V_{DD} = V_{DD} Min$ .
VH	Supervoltage for A <sub>9</sub> pin	11.4	12.6	V	CE# = OE# =V <sub>IL</sub> , WE# = V <sub>IH</sub>
Ін	Supervoltage Current for A <sub>9</sub> pin		200	μA	$CE\# = OE\# = V_{IL}$ , $WE\# = V_{IH}$ , $A_9 = V_H Max$ .

333 PGM T9.5

TABLE 9: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>(1)</sup>	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>(1)</sup>	Power-up to Program/Erase Operation	100	μs

333 PGM T10.1

Table 10: Capacitance (Ta = 25 °C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>(1)</sup>	I/O Pin Capacitance	V <sub>I/O</sub> = 0V	12 pF
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	V <sub>IN</sub> = 0V	6 pF

Note: (1) This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

333 PGM T11.0

TABLE 11: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>(1)</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>(1)</sup>	Data Retention	100	Years	JEDEC Standard A103
VZAP_HBM <sup>(1)</sup>	ESD Susceptibility Human Body Model	2000	Volts	JEDEC Standard A114
V <sub>ZAP_MM</sub> <sup>(1)</sup>	ESD Susceptibility Machine Model	200	Volts	JEDEC Standard A115
I <sub>LTH</sub> <sup>(1)</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

333 PGM T12.4

Note: (1) This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



Advance Information

### **AC CHARACTERISTICS**

Table 12: Read Cycle Timing Parameters V<sub>DD</sub> = 2.7-3.6V

		SST39VF016Q-70		SST39VF016Q-90		0
Symbol	Parameter	Min	Max	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	70		90		ns
T <sub>CE</sub>	Chip Enable Access Time		70		90	ns
T <sub>AA</sub>	Address Access Time		70		90	ns
Toe	Output Enable Access Time		35		45	ns
T <sub>CLZ</sub> <sup>(1)</sup>	CE# Low to Active Output	0		0		ns
T <sub>OLZ</sub> <sup>(1)</sup>	OE# Low to Active Output	0		0		ns
T <sub>CHZ</sub> <sup>(1)</sup>	CE# High to High-Z Output		20		30	ns
T <sub>OHZ</sub> <sup>(1)</sup>	OE# High to High-Z Output		20		30	ns
T <sub>OH</sub> <sup>(1)</sup>	Output Hold from Address Change	0		0		ns

333 PGM T13.0

TABLE 13: PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Byte-Program Time		20	μs
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	30		ns
Tcs	WE# and CE# Setup Time	0		ns
T <sub>CH</sub>	WE# and CE# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
T <sub>CP</sub>	CE# Pulse Width	40		ns
T <sub>WP</sub>	WE# Pulse Width	40		ns
TWPH (1)	WE# Pulse Width High	30		ns
T <sub>CPH (1)</sub>	CE# Pulse Width High	30		ns
T <sub>DS</sub>	Data Setup Time	30		ns
T <sub>DH (1)</sub>	Data Hold Time	0		ns
T <sub>IDA (1)</sub>	Software ID Access and Exit Time		150	ns
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>BE</sub>	Block-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		100	ms

333 PGM T14.2

Note: (1) This parameter is measured only for initial qualification and after the design or process change that could affect this parameter.






FIGURE 2: READ CYCLE TIMING DIAGRAM




FIGURE 3: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM




FIGURE 4: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM




FIGURE 5: DATA# POLLING TIMING DIAGRAM






FIGURE 6: TOGGLE BIT TIMING DIAGRAM





FIGURE 7: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM




Advance Information



Note: The device also supports CE#controlled Block-Erase operation. The WE#and CE#signals are interchangeable as long as minimum timings are met. (See Table 13) BA<sub>X</sub> = Block Address

FIGURE 8: WE# CONTROLLED BLOCK-ERASE TIMING DIAGRAM




Note: The device also supports CE#controlled Sector-Erase operation. The WE#and CE#signals are interchangeable as long as minimum timings are met. (See Table 13)

SAx = Sector Address

FIGURE 9: WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM




Advance Information



333 ILL F11.1

FIGURE 10: SOFTWARE ID ENTRY AND READ



333 ILL F12.1

FIGURE 11: CFI QUERY ENTRY AND READ







FIGURE 12: SOFTWARE ID EXIT/CFI EXIT



### Advance Information



AC test inputs are driven at  $V_{IHT}$  (2.4 V) for a logic "1" and  $V_{ILT}$  (0.4 V) for a logic "0". Measurement reference points for inputs and outputs are  $V_{HT}$  (2.0 V) and  $V_{LT}$  (0.8 V). Inputs rise and fall times (10%  $\leftrightarrow$  90%) are <10 ns.

Note: V<sub>HT</sub>–V<sub>HIGH</sub> Test
V<sub>LT</sub>–V<sub>LOW</sub> Test
V<sub>IHT</sub>–V<sub>INPUT</sub> HIGH Test
V<sub>ILT</sub>–V<sub>INPUT</sub> LOW Test

FIGURE 13: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 14: A TEST LOAD EXAMPLE




FIGURE 15: BYTE-PROGRAM ALGORITHM






FIGURE 16: WAIT OPTIONS




FIGURE 17: SOFTWARE PRODUCT ID/CFI COMMAND FLOWCHARTS







FIGURE 18: ERASE COMMAND SEQUENCE



Advance Information



### SST39VF016Q Valid combinations

SST39VF016Q-70-4C-EI

SST39VF016Q-90-4C-EI SST39VF016Q-90-4C-U1


SST39VF016Q-70-4I-EI SST39VF016Q-90-4I-EI

**Example:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



Advance Information

### **PACKAGING DIAGRAMS**



40-LEAD THIN SMALL OUTLINE PACKAGE (TSOP)

SST PACKAGE CODE: EI



