

General Description

The AOZ1905 EZBoost is a high-performance, current-mode, constant frequency step-up regulator with internal MOSFET. 600kHz/1.2MHz switching frequency allows the use of low-profile inductor and capacitors. The current-mode control ensures easy loop compensation and fast transient response. The AOZ1905 works from a 2.7V to 5.5V input voltage range and generates an output voltage as high as 24V. Other features include input under-voltage lockout, cycle-by-cycle current limit, thermal shutdown and soft-start.

The AOZ1905 is available in a tiny 3mm x 3mm 10-pin DFN package and MSOP8 package and is rated over a -40°C to +85°C operating temperature range.

Features

- 2.7V to 5.5V input voltage range
- Adjustable output up to 24V
- 600kHz/1.2MHz constant switching frequency
- Cycle-by-cycle current limit
- Thermal overload protection
- Programmable Soft-start
- Small 3mm x 3mm DFN 10L package
- MSOP-8L package

Applications

- LCD TV
- LCD Monitors
- Notebook Displays
- PCMCIA Cards
- Hand-Held Devices
- GPS Power
- TV Tuner



Typical Application




Figure 1. Typical Application Circuit


Ordering Information

Part Number	Operating Temperature Range	Package	Environmental
AOZ1905DI	-40°C to +85°C	3x3 DFN-10	Green Product
AOZ1905FI	-40°C to +85°C	MSOP-8	RoHS Compliant
AOZ1905FIL	-40°C to +85°C	MSOP-8	Green Product



All AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Parts marked as Green Products (with "L" suffix) use reduced levels of Halogens, and are also RoHS compliant. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration



Pin Description

Pin Name	Pin Number		Pin Function
	DFN-10	MSOP-8	
COMP	1	1	Compensation Pin. COMP is the output of the internal transconductance error amplifier. Connect a RC network from COMP to GND to compensate the loop.
FB	2	2	Feedback Input. Connect a resistive divider between the boost regulator output and ground with the center tap connected to FB to set output voltage.
EN	3	3	Enable Input. Pull EN high to enable the boost regulator and pull EN low to disable the regulator.
GND	4, 5	4	System Ground.
LX	6, 7	5	Boost Regulator Switching Node.
IN	8	6	Input Supply Pin.
FSEL	9	7	Frequency Select Pin. The switching frequency is 1.2MHz when FSEL is connected to IN, and 600kHz when FSEL is connected to ground.
SS	10	8	Soft-Start Pin. Connect a capacitor from SS to GND to set the soft-start period.

Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
IN to GND	-0.3V to +6V
LX to GND	-0.3V to +30V
COMP, EN, FB, FSEL, SS to GND	-0.3V to +6V
Storage Temperature (T _S)	-65°C to +150°C
ESD Rating ⁽¹⁾	2kV

Note:


1. Devices are inherently ESD sensitive, handling precautions are required. Human body model rating: 1.5kΩ in series with 100pF.

Recommend Operating Ratings

The device is not guaranteed to operate beyond the Maximum Operating Ratings.

Parameter	Rating
Supply Voltage (V _{IN})	2.7V to 5.5V
Output Voltage (V _{OUT})	V _{IN} to 24V
Ambient Temperature (T _A)	-40°C to +85°C
Package Thermal Resistance MSOP-8 (θ _{JA}) DFN-10	150°C/W 48°C/W

Functional Block Diagram



Electrical Characteristics







$T_A = 25^\circ\text{C}$, $V_{IN} = 3.3\text{V}$, unless otherwise specified. Specifications in **BOLD** indicate an ambient temperature range of -40°C to $+85^\circ\text{C}$.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V _{IN}	IN Supply Voltage Range		2.7		5.5	V
V _{IN_UVLO}	IN UVLO Threshold	IN rising			2.6	V
	IN UVLO Hysteresis			200		mV
I _{IN_ON}	IN Quiescent Current	EN = IN, FB = 1.4V			1	mA
I _{IN_OFF}	IN Shutdowns Current	EN = GND			1	μA
V _{FB}	FB Voltage		1.143	1.17	1.197	V
	FB Input Bias Current	V _{IN} = 2.7V			1	μA
	FB Line Regulation	2.7V < V _{IN} < 5.5V		0.15		% / V
	FB Load Regulation	0.2A < I _{switch} < 1.8A, V _{OUT} = 16V		1.5		%
I _{SS}	Soft-Start Charge Current		7	10	13	μA
ERROR AMPLIFIER						
g _m	Error Amplifier Transconductance			200		μS
A _V	Error Amplifier Voltage Gain			340		V / V
OSCILLATOR						
f _{SW}	Switching Frequency	FSEL = V _{IN}	960	1200	1440	kHz
		FSEL = GND	480	600	720	
D _{MAX} ⁽²⁾	Maximum Duty Cycle	V _{IN} = 2.7V		89		%
D _{MIN} ⁽²⁾	Minimum Duty Cycle	FSEL = V _{IN}		24		%
		FSEL = GND		12		
POWER SWITCH						
R _{ON_LX}	LX On Resistance			0.20	0.25	Ω
	LX Leakage Current	LX = 24V, EN = GND			2	μA
PROTECTIONS						
I _{LIM}	Current Limit		2	2.7	3.5	A
T _{SD}	Thermal Shutdown Threshold			145		°C
	Thermal Shutdown Hysteresis			35		°C
LOGIC INPUTS						
	EN Logic High Threshold		1.5			V
	EN Logic Low Threshold				0.4	V
	FSEL High		0.85 x V _{IN}			V
	FSEL Low				0.15 x V _{IN}	V
	EN, FSEL Input Current			0.1	1	μA




Note:

2. Guaranteed by design.

Typical Performance Characteristics



Efficiency



Detailed Description

The AOZ1905 is a current-mode step up regulator (Boost Converter) with integrated NMOS switch. It operates from a 2.7V to 5.5V input voltage range and supplies up to 24V output voltage. The duty cycle can be adjusted to obtain a wide range of output voltage up to 24V. Features include enable control, cycle by cycle current limit, input under voltage lockout, adjustable soft-start and thermal shut down.

The AOZ1905 is available in MSOP-8 and DFN-10 3x3 packages.

Enable and Soft Start

The AOZ1905 has the adjustable soft start feature to limit in-rush current and ensure the output voltage ramps up smoothly to regulation voltage. A soft start process begins when the input voltage rises to 2.6V and voltage on EN pin is HIGH. In soft start process, a 10μA internal current source charges the external capacitor at SS. As the SS capacitor is charged, the voltage at SS rises. The SS voltage clamps the reference voltage of the error amplifier, therefore output voltage rising time follows the SS pin voltage. With the slow ramping up output voltage, the inrush current can be prevented.

The EN pin of the AOZ1905 is active high. Connect the EN pin to V_{IN} if enable function is not used. Pulling EN to ground will disable the AOZ1905. Do not leave it open. The voltage on EN pin must be above 1.5 V to enable the AOZ1905. When voltage on EN pin falls below 0.4V, the AOZ1905 is disabled. If an application circuit requires the AOZ1905 to be disabled, an open drain or open collector circuit should be used to interface to EN pin.

Steady-State Operation

Under steady-state conditions, the converter operates in fixed frequency.

The AOZ1905 integrates an internal N-MOSFET as the control switch. Inductor current is sensed by amplifying the voltage drop across the drain to source of the control power MOSFET. Output voltage is divided down by the external voltage divider at the FB pin. The difference of the FB pin voltage and reference is amplified by the internal transconductance error amplifier. The error voltage, which shows on the COMP pin, is compared against the current signal, which is sum of inductor current signal and ramp compensation signal, at PWM comparator input. If the current signal is less than the error voltage, the internal NMOS switch is on. The inductor current ramps up. When the current signal exceeds the error voltage, the switch is off. The inductor current is freewheeling through the Schottky diode to output.

Switching Frequency

The AOZ1905 switching frequency is fixed and set by an internal oscillator and FSEL. When the voltage of FSEL is high (connected to V_{IN}) The switching frequency is 1.2MHz; when the voltage of FSEL is low (connected to GND), the switching frequency is 600kHz.

Output Voltage Programming

Output voltage can be set by feeding back the output to the FB pin with a resistor divider network. In the application circuit shown in Figure 1. The resistor divider network includes R₁ and R₂. Usually, a design is started by picking a fixed R₁ value and calculating the required R₂ with equation below.

$$V_O = 1.2 \times \left(1 + \frac{R_2}{R_1} \right)$$

Some standard value of R₁, R₂ for most commonly used output voltage values are listed in Table 1.

Table 1.

V _O (V)	R ₂ (kΩ)	R ₁ (kΩ)
8	170	30
12	270	30
16	370	30
18	420	30
25	595	30

The combination of R₁ and R₂ should be large enough to avoid drawing excessive current from the output, which will cause power loss.

Protection Features

The AOZ1905 has multiple protection features to prevent system circuit damage under abnormal conditions.

Over Current Protection (OCP)

The sensed inductor current signal is also used for over current protection. Since the AOZ1905 employs peak current mode control, the COMP pin voltage is proportional to the peak inductor current. The peak inductor current is automatically limited cycle by cycle.

The cycle by cycle current limit threshold is set between 2A and 3A. When the current of control NMOS reaches the current limit threshold, the cycle by cycle current limit circuit turns off the NMOS immediately to terminate the current duty cycle. The inductor current stop rising. The cycle-by-cycle current limit protection directly limits inductor peak current. The average inductor current is

also limited due to the limitation on peak inductor current. When cycle by cycle current limit circuit is triggered, the output voltage drops as the duty cycle decreasing.

Power-On Reset (POR)

A power-on reset circuit monitors the input voltage. When the input voltage exceeds 2.6V, the converter starts operation. When input voltage falls below 2.2V, the converter will stop switching.

Thermal Protection

An internal temperature sensor monitors the junction temperature. It shuts down the internal control circuit and NMOS switch if the junction temperature exceeds 145°C.

Application Information

The basic AOZ1905 application circuit is shown in Figure 1. Component selection is explained below.

Input capacitor

The input capacitor (C_1 in Figure 1) must be connected to the V_{IN} pin and GND pin of the AOZ1905 to maintain steady input voltage. The voltage rating of input capacitor must be greater than maximum input voltage + ripple voltage. The RMS current rating should be greater than the inductor ripple current:

$$\Delta I_L = \frac{V_{IN}}{f \times L} \times \left(1 - \frac{V_{IN}}{V_O}\right)$$

The input capacitor value should be greater than 4.7μF for normal operation. The capacitor can be electrolytic, tantalum or ceramic. The input capacitor should be placed as close as possible to the IC; if not possible, put a 0.1μF decoupling ceramics capacitor between IN pin and GND.

Inductor

The inductor is used to supply higher output voltage when the NMOS switch is off. For given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is,

$$\Delta I_L = \frac{V_{IN}}{f \times L} \times \left(1 - \frac{V_{IN}}{V_O}\right)$$

The peak inductor current is:

$$I_{Lpeak} = I_{IN} + \frac{\Delta I_L}{2}$$

High inductance gives low inductor ripple current but requires larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also reduces RMS current through inductor, switch and freewheeling diode, which results in less conduction loss. Usually, peak to peak ripple current on the inductor is designed to be 30% to 50% of input current.

When selecting the inductor, make sure it is able to handle the peak current without saturation even at the highest operating temperature.

The inductor takes the highest current in a boost circuit. The conduction loss on inductor needs to be checked for thermal and efficiency requirements.

Surface mount inductors in different shape and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise. But they cost more than unshielded inductors. The choice depends on EMI requirement, price and size.

Output Capacitor

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.

The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a boost converter circuit, output ripple voltage is determined by load current, input voltage, output voltage, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$\Delta V_O = I_{LOAD} \times \left(\frac{V_O}{V_{IN}} \times ESR_{CO} + \frac{\left(1 - \frac{V_{IN}}{V_{OUT}}\right)}{f \times C_O} \right)$$

where;

I_{LOAD} is the load current,

C_O is the output capacitor value, and

ESR_{CO} is the Equivalent Series Resistor of output capacitor.

When low ESR ceramic capacitor is used as output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and load current with the fixed frequency,

input and output voltage. The output ripple voltage calculation can be simplified to:

$$\Delta V_O = I_L \times \frac{\left(1 - \frac{V_{IN}}{V_{OUT}}\right)}{f \times C_O}$$

Output capacitor with the range of 4.7μF to 22μF ceramic capacitor usually can meet most applications.

Diode

The output rectifier diode freewheels the inductor current to output when the internal MOSFET is off. To reduce losses due to diode forward voltage and reverse recovery, Schottky diode is preferred in AOZ1905. The reverse voltage of selected diode should be higher than output voltage, the average current rating should be higher than the maximum load current and the peak current rating should be greater than the peak current of inductor:

$$I_{Lpeak} = I_{IN} + \frac{\Delta I_L}{2}$$

Loop Compensation

The AOZ1905 employs peak current mode control for easy use and fast transient response. Peak current mode control eliminates the double pole effect of the output L&C filter. It greatly simplifies the compensation loop design.

With peak current mode control, the boost power stage can be simplified to be a one-pole, one left plane zero and one right half plane (RHP) system in frequency domain. The pole is dominant pole and can be calculated by:

$$f_{P1} = \frac{1}{2\pi \times C_O \times R_L}$$

The zero is a ESR zero due to output capacitor and its ESR. It is can be calculated by:

$$f_{Z1} = \frac{1}{2\pi \times C_O \times ESR_{CO}}$$

where;

C_O is the output filter capacitor,

R_L is load resistor value, and

ESR_{CO} is the equivalent series resistance of output capacitor.

The RHP zero has the effect of a zero in the gain causing an imposed +20dB/decade on the roll off, but has the effect of a pole in the phase, subtracting 90° in the phase.

The RHP zero can be calculated by:

$$f_{Z2} = \frac{V_{IN}^2}{2\pi \times L \times I_O \times V_O}$$

The RHP zero obviously can cause the instable issue if the bandwidth is higher. It is recommended to design the bandwidth to lower than the one half frequency of RHP zero.

The compensation design is actually to shape the converter close loop transfer function to get desired gain and phase. Several different types of compensation network can be used for AOZ1905. For most cases, a series capacitor and resistor network connected to the COMP pin sets the pole-zero and is adequate for a stable high-bandwidth control loop.

In the AOZ1905, FB pin and COMP pin are the inverting input and the output of internal transconductance error amplifier. A series R and C compensation network connected to COMP provides one pole and one zero. The pole is:

$$f_{P2} = \frac{G_{EA}}{2\pi \times C_C \times G_{VEA}}$$

where;

G_{EA} is the error amplifier transconductance, which is 200×10^{-6} A/V,

G_{VEA} is the error amplifier voltage gain, which is 340 V/V, and

C_C is compensation capacitor.

The zero given by the external compensation network, capacitor C_C (C_3 in Figure 1) and resistor R_C (R_3 in Figure 1), is located at:

$$f_{Z2} = \frac{1}{2\pi \times C_C \times R_C}$$

Choosing the suitable C_C and R_C by trading-off stability and bandwidth.

Thermal Management and Layout Consideration

In the AOZ1905 boost regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors, to the filter inductor, to the LX pin, to the internal NMOS switch, to the ground and back to the input capacitor, when the switch turns on. The second loop starts from input capacitor, to the filter inductor, to the LX pin to the external diode, to the ground and back to the input capacitor, when the switch is off.

In PCB layout, minimizing the two loops area reduces the noise of this circuit and improves efficiency. A ground plane is recommended to connect input capacitor, output capacitor, and GND pin of the AOZ1905.

In the AOZ1905 boost regulator circuit, the three major power dissipating components are the AOZ1905 and output inductor. The total power dissipation of converter circuit can be measured by input power minus output power.

$$P_{total_loss} = V_{IN} \times I_{IN} - V_O \times I_O$$

The power dissipation of inductor can be approximately calculated by input current and DCR of inductor.

$$P_{inductor_loss} = I_{IN}^2 \times R_{inductor} \times 1.1$$

The power dissipation in the diode can be calculated as:

$$P_{diode_loss} = I_O \times (1 - D) \times V_{FW}$$

where;

V_{FW} is the forward voltage drop of the diode.

The actual AOZ1905 junction temperature can be calculated with power dissipation in the AOZ1905 and thermal impedance from junction to ambient.


$$T_{junction} = (P_{total_loss} - P_{inductor_loss} - P_{diode_loss}) \times \Theta + T_{ambient}$$

The maximum junction temperature of AOZ1905 is 145°C, which limits the maximum load current capability.


The thermal performance of the AOZ1905 is strongly affected by the PCB layout. Extra care should be taken by users during design process to ensure that the IC will operate under the recommended environmental conditions.

Several layout tips are listed below for the best electric and thermal performance. Figure 2 below illustrates the PCB layout example as reference.

1. Do not use thermal relief connection to the V_{IN} and the GND pin. Pour a maximized copper area to the GND pin and the V_{IN} pin to help thermal dissipation.
2. A ground plane is preferred.
3. Make the current trace from LX pins to L to Co to the GND as short as possible.
4. Pour copper plane on all unused board area and connect it to stable DC nodes, like V_{IN} , GND or V_{OUT} .
5. Keep sensitive signal trace such as trace connected with FB pin and COMP pin far away from the LX pin.



(a) MSOP-8



(a) DFN-10 3x3

Figure 3. AOZ1905 PCB Layout Example

Application Case for AOZ1905: Multiple-Output, Low-Profile TFT LCD Power Supply

TFT-LCD (Thin Film Transistor Liquid Crystal Display) is a variant of liquid crystal display (LCD) which uses thin film transistor (TFT) technology to improve image quality. TFT LCD is one type of active matrix LCD, which is used

in televisions, flat panel displays and projectors. For this application, it usually needs several output sources – $V_{o1} = 9V$, $V_{o2} = -9V$ and $V_{o3} = 26V$. Using one AOZ1905 can easily supply the whole power solution to obtain three outputs. The detailed schematic is shown in Figure 4.






Figure 3. Multiple-Output, Low-Profile TFT LCD Power Solution

Package Dimensions, MSOP-8, MSOP-8L



RECOMMENDED LAND PATTERN



Dimensions in millimeters

Symbols	Min.	Nom.	Max.
A	—	—	1.10
A1	0.05	—	0.15
A2	0.81	0.86	0.91
b	0.25	0.30	0.40
c	0.13	0.15	0.25
D	2.95	3.00	3.05
E	2.95	3.00	3.05
e	0.65 TYP.		
E1	4.90 TYP.		
L1	0.40	0.55	0.70
L2	0.90	0.95	1.00
L3	0.25 BSC		
θ	0°	—	6°

Dimensions in inches


Symbols	Min.	Nom.	Max.
A	—	—	0.043
A1	0.002	—	0.006
A2	0.032	0.034	0.036
b	0.010	0.012	0.016
c	0.005	0.006	0.010
D	0.116	0.118	0.120
E	0.116	0.118	0.120
e	0.026 TYP.		
E1	0.190 TYP.		
L1	0.016	0.022	0.028
L2	0.035	0.037	0.039
L3	0.010 BSC		
θ	0°	—	6°

Notes:

1. All dimensions are in millimeters.
2. Dimensions are inclusive of plating.
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 6 mils each.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.


Tape & Reel Dimensions, MSOP-8, MSOP-8L

Carrier Tape




Package	T	B0	A0	K1	K0	D0	D1	E	E1	E2	P0	P1	P2
MSOP-8	0.30 ±0.05	3.30 ±0.10	5.20 ±0.10	1.20 ±0.10	1.60 ±0.10	ø1.50 +0.1/-0.0	ø1.50 Min.	12.0 ±0.3	1.75 ±0.10	5.50 ±0.05	8.00 ±0.10	4.00 ±0.05	2.00 ±0.05

Reel



Tape Size	Reel Size	M	N	W	W1	H	K	S	G	R	V
12mm	ø330	ø330.00 ±0.50	ø97.00 ±0.10	13.00 ±0.30	17.40 ±1.00	ø13.00 +0.50/-0.20	10.60	2.00 ±0.50	—	—	—

Leader/Trailer and Orientation



Notes:

1. 10 sprocket hole pitch cumulative tolerance ± 0.2 .
2. Camber not to exceed 1mm in 100mm.
3. A0 and B0 measured on a plane 0.3mm above the bottom of the pocket.
4. K0 measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
5. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.
6. All dimensions in mm.

Figure 1 illustrates two options for Pin #1 ID (Identification) on a 10x10mm package. The diagrams show the package dimensions, pin pitch, and the location of the Pin #1 ID mark.

Option 1: The Pin #1 ID mark is located at the bottom right corner of the package, adjacent to the Pin #1 ID mark.

Option 2: The Pin #1 ID mark is located at the bottom right corner of the package, adjacent to the Pin #1 ID mark.

Technical drawing of a rectangular plate with the following dimensions and features:

- Overall width: 2.38
- Overall height: 2.60
- Top flange thickness: 0.40
- Top flange width: 0.50
- Top flange hole diameter: 0.25
- Top flange hole spacing: 0.25
- Plate thickness: 1.65
- Plate width: 1.30
- Plate hole diameter: 0.25
- Plate hole spacing: 0.25


UNIT: mm

Symbols	Min.	Nom.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
c	—	0.15	0.20
D	3.00 BSC		
D1	2.23	2.38	2.48
E	3.00 BSC		
E1	1.50	1.65	1.75
e	0.50 BSC		
L	0.30	0.30	0.50
R	0.20		
aaa	0.15		
bbb	0.10		
ccc	0.10		
ddd	0.08		

Symbols	Min.	Nom.	Max.
A	0.028	0.030	0.031
A1	0.000	0.001	0.002
b	0.007	0.010	0.012
c	—	0.006	0.008
D	0.118 BSC		
D1	0.088	0.094	0.098
E	0.118 BSC		
E1	0.059	0.065	0.069
e	0.020 BSC		
L	0.012	0.016	0.020
R	0.008		
aaa	0.006		
bbb	0.004		
ccc	0.004		
ddd	0.003		

Tape and Reel Dimensions, DFN 3x3 EP 10L


Tape



UNIT: mm

Package	A0	B0	K0	D0	D1	E	E1	E2	P0	P1	P2	T
DFN 3x3 EP	3.40 ±0.10	3.35 ±0.10	1.10 ±0.10	1.50 ±0.10	1.00 +0.25/-0.00	8.00 +0.30/-0.10	1.75 ±0.10	3.50 ±0.05	4.00 ±0.10	4.00 ±0.10	2.00 ±0.05	0.23 ±0.20


Reel





UNIT: mm

Tape Size	Reel Size	M	N	W1	H	S	K	R
8mm	ø180	ø180.00 ±0.50	60.0 ±0.50	8.4 +1.5/-0.0	13.0 ±0.20	1.5 Min.	13.5 Min.	3.0 ±0.50

Leader/Trailer and Orientation



Package Marking



LEGAL DISCLAIMER

Alpha and Omega Semiconductor makes no representations or warranties with respect to the accuracy or completeness of the information provided herein and takes no liabilities for the consequences of use of such information or any product described herein. Alpha and Omega Semiconductor reserves the right to make changes to such information at any time without further notice. This document does not constitute the grant of any intellectual property rights or representation of non-infringement of any third party's intellectual property rights.

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.