



[www.maxim-ic.com](http://www.maxim-ic.com)

## FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Directly replaces 2k x 8 volatile static RAM or EEPROM
- Unlimited write cycles
- Low-power CMOS
- JEDEC standard 24-pin DIP package
- Read and write access times of 100 ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full  $\pm 10\%$   $V_{CC}$  operating range (DS1220AD)
- Optional  $\pm 5\%$   $V_{CC}$  operating range (DS1220AB)
- Optional industrial temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , designated IND

# DS1220AB/AD

## 16k Nonvolatile SRAM

## PIN ASSIGNMENT

A7	1	24	VCC
A6	2	23	A8
A5	3	22	A9
A4	4	21	WE
A3	5	20	OE
A2	6	19	A10
A1	7	18	CE
A0	8	17	DQ7
DQ0	9	16	DQ6
DQ1	10	15	DQ5
DQ2	11	14	DQ4
GND	12	13	DQ3

24-Pin ENCAPSULATED PACKAGE  
720-mil EXTENDED

## PIN DESCRIPTION

A0-A10	- Address Inputs
DQ0-DQ7	- Data In/Data Out
CE	- Chip Enable
WE	- Write Enable
OE	- Output Enable
$V_{CC}$	- Power (+5V)
GND	- Ground

## DESCRIPTION

The DS1220AB and DS1220AD 16k Nonvolatile SRAMs are 16,384-bit, fully static, nonvolatile SRAMs organized as 2048 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors  $V_{CC}$  for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. The NV SRAMs can be used in place of existing 2k x 8 SRAMs directly conforming to the popular bytewide 24-pin DIP standard. The devices also match the pinout of the 2716 EPROM and the 2816 EEPROM, allowing direct substitution while enhancing performance. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.

## READ MODE

The DS1220AB and DS1220AD execute a read cycle whenever  $\overline{\text{WE}}$  (Write Enable) is inactive (high) and  $\overline{\text{CE}}$  (Chip Enable) and  $\overline{\text{OE}}$  (Output Enable) are active (low). The unique address specified by the 11 address inputs (A0-A10) defines which of the 2048 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within  $t_{\text{ACC}}$  (Access Time) after the last address input signal is stable, providing that the  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  access times are also satisfied. If  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  access times are not satisfied, then data access must be measured from the later-occurring signal and the limiting parameter is either  $t_{\text{CO}}$  for  $\overline{\text{CE}}$  or  $t_{\text{OE}}$  for  $\overline{\text{OE}}$  rather than address access.

## WRITE MODE

The DS1220AB and DS1220AD execute a write cycle whenever the  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  signals are active (low) after address inputs are stable. The latter occurring falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{\text{WE}}$  must return to the high state for a minimum recovery time ( $t_{\text{WR}}$ ) before another cycle can be initiated. The  $\overline{\text{OE}}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled ( $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  active) then  $\overline{\text{WE}}$  will disable the outputs in  $t_{\text{ODW}}$  from its falling edge.

## DATA RETENTION MODE

The DS1220AB provides full functional capability for  $V_{\text{CC}}$  greater than 4.75 volts and write protects by 4.5V. The DS1220AD provides full functional capability for  $V_{\text{CC}}$  greater than 4.5 volts and write protects by 4.25V. Data is maintained in the absence of  $V_{\text{CC}}$  without any additional support circuitry. The nonvolatile static RAMs constantly monitor  $V_{\text{CC}}$ . Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become “don’t care,” and all outputs become high impedance. As  $V_{\text{CC}}$  falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when  $V_{\text{CC}}$  rises above approximately 3.0 volts, the power switching circuit connects external  $V_{\text{CC}}$  to RAM and disconnects the lithium energy source. Normal RAM operation can resume after  $V_{\text{CC}}$  exceeds 4.75 volts for the DS1220AB and 4.5 volts for the DS1220AD.

## FRESHNESS SEAL

Each DS1220 device is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When  $V_{\text{CC}}$  is first applied at a level of greater than  $V_{\text{TP}}$ , the lithium energy source is enabled for battery backup operation.

**ABSOLUTE MAXIMUM RATINGS**

Voltage on Any Pin Relative to Ground	-0.3V to +6.0V
Operating Temperature Range	
Commercial:	0°C to +70°C
Industrial:	-40°C to +85°C
Storage Temperature	-40°C to +85°C
Lead Temperature (soldering, 10s)	+260°C
<b>Note:</b> EDIP is wave or hand soldered only.	

*This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.*

**RECOMMENDED DC OPERATING CONDITIONS** (T<sub>A</sub>: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
DS1220AB Power Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V	
DS1220AD Power Supply Voltage	V <sub>CC</sub>	4.50	5.0	5.50	V	
Logic 1	V <sub>IH</sub>	2.2		V <sub>CC</sub>	V	
Logic 0	V <sub>IL</sub>	0.0		+0.8	V	

**DC ELECTRICAL CHARACTERISTICS**(T<sub>A</sub>: See Note 10)(V<sub>CC</sub> = 5V ± 5% for DS1220AB)  
(V<sub>CC</sub> = 5V ± 10% for DS1220AD)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	I <sub>IL</sub>	-1.0		+1.0	µA	
I/O Leakage Current CE ≥ V <sub>IH</sub> ≤ V <sub>CC</sub>	I <sub>IO</sub>	-1.0		+1.0	µA	
Output Current @ 2.4V	I <sub>OH</sub>	-1.0			mA	
Output Current @ 0.4V	I <sub>OL</sub>	2.0			mA	
Standby Current CE = 2.2V	I <sub>CCS1</sub>		5.0	10.0	mA	
Standby Current CE = V <sub>CC</sub> -0.5V	I <sub>CCS2</sub>		3.0	5.0	mA	
Operating Current (Commercial)	I <sub>CC01</sub>			75	mA	
Operating Current (Industrial)	I <sub>CC01</sub>			85	mA	
Write Protection Voltage (DS1220AB)	V <sub>TP</sub>	4.5	4.62	4.75	V	
Write Protection Voltage (DS1220AD)	V <sub>TP</sub>	4.25	4.37	4.5	V	

**CAPACITANCE**(T<sub>A</sub> = +25°C)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>		5	10	pF	
Input/Output Capacitance	C <sub>I/O</sub>		5	12	pF	

**AC ELECTRICAL CHARACTERISTICS**(T<sub>A</sub>: See Note 10)(V<sub>CC</sub> = 5.0V ± 5% for DS1220AB)(V<sub>CC</sub> = 5.0V ± 10% for DS1220AD)


<b>PARAMETER</b>	<b>SYMBOL</b>	<b>DS1220AB-100</b>		<b>UNITS</b>	<b>NOTES</b>
		<b>MIN</b>	<b>MAX</b>		
Read Cycle Time	t <sub>RC</sub>	100		ns	
Access Time	t <sub>ACC</sub>		100	ns	
OE to Output Valid	t <sub>OE</sub>		50	ns	
CE to Output Valid	t <sub>CO</sub>		100	ns	
OE or CE to Output Active	t <sub>COE</sub>	5		ns	5
Output High Z from Deselection	t <sub>OD</sub>		35	ns	5
Output Hold from Address Change	t <sub>OH</sub>	5		ns	
Write Cycle Time	t <sub>WC</sub>	100		ns	
Write Pulse Width	t <sub>WP</sub>	75		ns	3
Address Setup Time	t <sub>AW</sub>	0		ns	
Write Recovery Time	t <sub>WR1</sub>	0		ns	12
	t <sub>WR2</sub>	10		ns	13
Output High from WE	t <sub>ODW</sub>		35	ns	5
Output Active from WE	t <sub>OEW</sub>	5		ns	4
Data Setup Time	t <sub>DS</sub>	40		ns	4
Data Hold Time	t <sub>DH1</sub>	0		ns	12
	t <sub>DH2</sub>	10		ns	13

**READ CYCLE**

SEE NOTE 1


**WRITE CYCLE 1**

SEE NOTES 2, 3, 4, 6, 7, 8 AND 12

**WRITE CYCLE 2**

SEE NOTES 2, 3, 4, 6, 7, 8 AND 13

## POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11

## POWER-DOWN/POWER-UP TIMING

(T<sub>A</sub>: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>CC</sub> Fail Detect to $\overline{CE}$ and $\overline{WE}$ Inactive	t <sub>PD</sub>			1.5	$\mu$ s	11
V <sub>CC</sub> slew from V <sub>TP</sub> to 0V	t <sub>F</sub>	300			$\mu$ s	
V <sub>CC</sub> slew from 0V to V <sub>TP</sub>	t <sub>R</sub>	300			$\mu$ s	
V <sub>CC</sub> Valid to $\overline{CE}$ and $\overline{WE}$ Inactive	t <sub>PU</sub>			2	ms	
V <sub>CC</sub> Valid to End of Write Protection	t <sub>REC</sub>			125	ms	

(T<sub>A</sub> = +25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t <sub>DR</sub>	10			years	9

## WARNING:

Under no circumstances are negative undershoots, of any amplitude, allowed when device is in the battery backup mode.

## NOTES:

1.  $\overline{WE}$  is high for a read cycle.
2.  $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during write cycle, the output buffers remain in a high-impedance state.
3. t<sub>WP</sub> is specified as the logical AND of  $\overline{CE}$  and  $\overline{WE}$ . t<sub>WP</sub> is measured from the latter of  $\overline{CE}$  or  $\overline{CE}$  going low to the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
4. t<sub>DS</sub> is measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
5. These parameters are sampled with a 5 pF load and are not 100% tested.
6. If the  $\overline{CE}$  low transition occurs simultaneously with or later than the  $\overline{WE}$  low transition, the output buffers remain in a high-impedance state during this period.
7. If the  $\overline{CE}$  high transition occurs prior to or simultaneously with the  $\overline{WE}$  high transition, the output buffers remain in a high-impedance state during this period.

8. If WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high-impedance state during this period.
9. Each DS1220AB and each DS1220AD has a built-in switch that disconnects the lithium source until V<sub>CC</sub> is first applied by the user. The expected t<sub>DR</sub> is defined as accumulative time in the absence of V<sub>CC</sub> starting from the time power is first applied by the user. This parameter is guaranteed by design and is not 100% tested.
10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
11. In a power down condition the voltage on any pin may not exceed the voltage on V<sub>CC</sub>.
12. t<sub>WR1</sub>, t<sub>DH1</sub> are measured from WE going high.
13. t<sub>WR2</sub>, t<sub>DH2</sub> are measured from CE going high.
14. DS1220 modules are recognized by Underwriters Laboratories (UL) under file E99151.

## DC TEST CONDITIONS

Outputs Open  
Cycle = 200ns for Operating Current  
All Voltages Are Referenced to Ground

## AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate  
Input Pulse Levels: 0 - 3.0V  
Timing Measurement Reference Levels  
Input: 1.5V  
Output: 1.5V  
Input Pulse Rise and Fall Times: 5ns

## ORDERING INFORMATION

PART	TEMP RANGE	SUPPLY TOLERANCE	PIN-PACKAGE
DS1220AB-100+	0°C to +70°C	5V ± 5%	24 720 EDIP
DS1220AB-100IND+	-40°C to +85°C	5V ± 5%	24 720 EDIP
DS1220AD-100+	0°C to +70°C	5V ± 10%	24 720 EDIP
DS1220AD-100IND+	-40°C to +85°C	5V ± 10%	24 720 EDIP

+Denotes a lead(Pb)-free/RoHS-compliant package.

## PACKAGE INFORMATION

For the latest package outline information and land patterns, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages). Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
24 EDIP	MDT24+1	<a href="#">21-0245</a>	—

**REVISION HISTORY**

<b>REVISION DATE</b>	<b>DESCRIPTION</b>	<b>PAGES CHANGED</b>
121907	Added package information table; removed the DIP module package drawing and dimension table	9
10/10	Updated the storage and soldering temperature information in the <i>Absolute Maximum Ratings</i> section, removed the unused AC timing specs in the <i>AC Electrical Characteristics</i> table, updated the <i>Ordering Information</i> table, updated the <i>Package Information</i> table	1, 3, 4, 7