


# SN74LVC1G79

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP


SCES220K – APRIL 1999 – REVISED JULY 2002

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Supports 5-V  $V_{CC}$  Operation
- Inputs Accept Voltages to 5.5 V
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



YEA OR YZA PACKAGE  
(BOTTOM VIEW)



### description

This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the level at the output.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### ORDERING INFORMATION

| $T_A$         | PACKAGE†                                    |               | ORDERABLE PART NUMBER | TOP-SIDE MARKING‡ |
|---------------|---------------------------------------------|---------------|-----------------------|-------------------|
| –40°C to 85°C | NanoStar™<br>WCSP (DSBGA) – YEA (Lead)      | Tape and reel | SN74LVC1G79YEAR       | ___CR_            |
|               | NanoFree™<br>WCSP (DSBGA) – YZA (Lead-free) | Tape and reel | SN74LVC1G79YZAR       |                   |
|               | SOT (SOT-23) – DBV                          | Tape and reel | SN74LVC1G79DBVR       | C79_              |
|               | SOT (SC-70) – DCK                           | Tape and reel | SN74LVC1G79DCKR       | CR_               |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

### FUNCTION TABLE

| INPUTS |   | OUTPUT |
|--------|---|--------|
| CLK    | D | Q      |
| ↑      | H | H      |
| ↑      | L | L      |
| L      | X | $Q_0$  |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

# SN74LVC1G79 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES220K – APRIL 1999 – REVISED JULY 2002

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

|                                                                                                  |                            |
|--------------------------------------------------------------------------------------------------|----------------------------|
| Supply voltage range, $V_{CC}$                                                                   | –0.5 V to 6.5 V            |
| Input voltage range, $V_I$ (see Note 1)                                                          | –0.5 V to 6.5 V            |
| Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) | –0.5 V to 6.5 V            |
| Voltage range applied to any output in the high or low state, $V_O$ (see Notes 1 and 2)          | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ )                                                      | –50 mA                     |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ )                                                     | –50 mA                     |
| Continuous output current, $I_O$                                                                 | ±50 mA                     |
| Continuous current through $V_{CC}$ or GND                                                       | ±100 mA                    |
| Package thermal impedance, $\theta_{JA}$ (see Note 3): DBV package                               | 206°C/W                    |
| DCK package                                                                                      | 252°C/W                    |
| YEA/YZA package                                                                                  | 154°C/W                    |
| Storage temperature range, $T_{stg}$                                                             | –65°C to 150°C             |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The value of  $V_{CC}$  is provided in the recommended operating conditions table.  
3. The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74LVC1G79

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES220K – APRIL 1999 – REVISED JULY 2002

### recommended operating conditions (see Note 4)

|                 |                                    | MIN                                             | MAX                    | UNIT |
|-----------------|------------------------------------|-------------------------------------------------|------------------------|------|
| V <sub>CC</sub> | Supply voltage                     | Operating                                       | 1.65                   | 5.5  |
|                 |                                    | Data retention only                             | 1.5                    | V    |
| V <sub>IH</sub> | High-level input voltage           | V <sub>CC</sub> = 1.65 V to 1.95 V              | 0.65 × V <sub>CC</sub> | V    |
|                 |                                    | V <sub>CC</sub> = 2.3 V to 2.7 V                | 1.7                    |      |
|                 |                                    | V <sub>CC</sub> = 3 V to 3.6 V                  | 2                      |      |
|                 |                                    | V <sub>CC</sub> = 4.5 V to 5.5 V                | 0.7 × V <sub>CC</sub>  |      |
| V <sub>IL</sub> | Low-level input voltage            | V <sub>CC</sub> = 1.65 V to 1.95 V              | 0.35 × V <sub>CC</sub> | V    |
|                 |                                    | V <sub>CC</sub> = 2.3 V to 2.7 V                | 0.7                    |      |
|                 |                                    | V <sub>CC</sub> = 3 V to 3.6 V                  | 0.8                    |      |
|                 |                                    | V <sub>CC</sub> = 4.5 V to 5.5 V                | 0.3 × V <sub>CC</sub>  |      |
| V <sub>I</sub>  | Input voltage                      | 0                                               | 5.5                    | V    |
| V <sub>O</sub>  | Output voltage                     | 0                                               | V <sub>CC</sub>        | V    |
| I <sub>OH</sub> | High-level output current          | V <sub>CC</sub> = 1.65 V                        | –4                     | mA   |
|                 |                                    | V <sub>CC</sub> = 2.3 V                         | –8                     |      |
|                 |                                    | V <sub>CC</sub> = 3 V                           | –16                    |      |
|                 |                                    |                                                 | –24                    |      |
|                 |                                    | V <sub>CC</sub> = 4.5 V                         | –32                    |      |
| I <sub>OL</sub> | Low-level output current           | V <sub>CC</sub> = 1.65 V                        | 4                      | mA   |
|                 |                                    | V <sub>CC</sub> = 2.3 V                         | 8                      |      |
|                 |                                    | V <sub>CC</sub> = 3 V                           | 16                     |      |
|                 |                                    |                                                 | 24                     |      |
|                 |                                    | V <sub>CC</sub> = 4.5 V                         | 32                     |      |
| Δt/Δv           | Input transition rise or fall rate | V <sub>CC</sub> = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V | 20                     | ns/V |
|                 |                                    | V <sub>CC</sub> = 3.3 V ± 0.3 V                 | 10                     |      |
|                 |                                    | V <sub>CC</sub> = 5 V ± 0.5 V                   | 5                      |      |
| T <sub>A</sub>  | Operating free-air temperature     | –40                                             | 85                     | °C   |

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN74LVC1G79

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES220K – APRIL 1999 – REVISED JULY 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER        |                 | TEST CONDITIONS                                                              | V <sub>CC</sub> | MIN                  | TYP <sup>†</sup> | MAX  | UNIT |
|------------------|-----------------|------------------------------------------------------------------------------|-----------------|----------------------|------------------|------|------|
| V <sub>OH</sub>  |                 | I <sub>OH</sub> = –100 µA                                                    | 1.65 V to 5.5 V | V <sub>CC</sub> –0.1 |                  |      | V    |
|                  |                 | I <sub>OH</sub> = –4 mA                                                      | 1.65 V          | 1.2                  |                  |      |      |
|                  |                 | I <sub>OH</sub> = –8 mA                                                      | 2.3 V           | 1.9                  |                  |      |      |
|                  |                 | I <sub>OH</sub> = –16 mA                                                     | 3 V             | 2.4                  |                  |      |      |
|                  |                 | I <sub>OH</sub> = –24 mA                                                     |                 | 2.3                  |                  |      |      |
|                  |                 | I <sub>OH</sub> = –32 mA                                                     | 4.5 V           | 3.8                  |                  |      |      |
| V <sub>OL</sub>  |                 | I <sub>OL</sub> = 100 µA                                                     | 1.65 V to 5.5 V |                      |                  | 0.1  | V    |
|                  |                 | I <sub>OL</sub> = 4 mA                                                       | 1.65 V          |                      |                  | 0.45 |      |
|                  |                 | I <sub>OL</sub> = 8 mA                                                       | 2.3 V           |                      |                  | 0.3  |      |
|                  |                 | I <sub>OL</sub> = 16 mA                                                      | 3 V             |                      |                  | 0.4  |      |
|                  |                 | I <sub>OL</sub> = 24 mA                                                      |                 |                      |                  | 0.55 |      |
|                  |                 | I <sub>OL</sub> = 32 mA                                                      | 4.5 V           |                      |                  | 0.55 |      |
| I <sub>I</sub>   | CLK or D inputs | V <sub>I</sub> = 5.5 V or GND                                                | 0 to 5.5 V      |                      |                  | ±10  | µA   |
| I <sub>off</sub> |                 | V <sub>I</sub> or V <sub>O</sub> = 5.5 V                                     | 0               |                      |                  | ±10  | µA   |
| I <sub>CC</sub>  |                 | V <sub>I</sub> = 5.5 V or GND, I <sub>O</sub> = 0                            | 1.65 V to 5.5 V |                      |                  | 10   | µA   |
| ΔI <sub>CC</sub> |                 | One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND | 3 V to 5.5 V    |                      |                  | 500  | µA   |
| C <sub>i</sub>   |                 | V <sub>I</sub> = V <sub>CC</sub> or GND                                      | 3.3 V           |                      |                  | 4    | pF   |

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

|                    |                                 | V <sub>CC</sub> = 1.8 V<br>± 0.15 V |     | V <sub>CC</sub> = 2.5 V<br>± 0.2 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     | V <sub>CC</sub> = 5 V<br>± 0.5 V |     | UNIT |
|--------------------|---------------------------------|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|----------------------------------|-----|------|
|                    |                                 | MIN                                 | MAX | MIN                                | MAX | MIN                                | MAX | MIN                              | MAX |      |
| f <sub>clock</sub> | Clock frequency                 |                                     | 160 |                                    | 160 |                                    | 160 |                                  | 160 | MHz  |
| t <sub>w</sub>     | Pulse duration, CLK high or low | 2.5                                 |     | 2.5                                |     | 2.5                                |     | 2.5                              |     | ns   |
| t <sub>su</sub>    | Setup time before CLK↑          |                                     |     |                                    |     |                                    |     |                                  |     | ns   |
|                    |                                 |                                     |     |                                    |     |                                    |     |                                  |     |      |
| t <sub>th</sub>    | Hold time, data after CLK↑      |                                     |     |                                    |     |                                    |     |                                  |     | ns   |
|                    |                                 |                                     |     |                                    |     |                                    |     |                                  |     |      |



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74LVC1G79

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES220K – APRIL 1999 – REVISED JULY 2002

switching characteristics over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

| PARAMETER  | FROM<br>(INPUT) | TO<br>(OUTPUT) | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$ |     | $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ |     | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ |     | $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ |     | UNIT |
|------------|-----------------|----------------|---------------------------------------------|-----|--------------------------------------------|-----|--------------------------------------------|-----|------------------------------------------|-----|------|
|            |                 |                | MIN                                         | MAX | MIN                                        | MAX | MIN                                        | MAX | MIN                                      | MAX |      |
| $f_{\max}$ |                 |                | 160                                         |     | 160                                        |     | 160                                        |     | 160                                      |     | MHz  |
| $t_{pd}$   | CLK             | Q              | 2.5                                         | 9.1 | 1.2                                        | 6   | 1                                          | 4   | 0.8                                      | 3.8 | ns   |

switching characteristics over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  or  $50 \text{ pF}$  (unless otherwise noted) (see Figure 2)

| PARAMETER  | FROM<br>(INPUT) | TO<br>(OUTPUT) | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$ |     | $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ |     | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ |     | $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ |     | UNIT |
|------------|-----------------|----------------|---------------------------------------------|-----|--------------------------------------------|-----|--------------------------------------------|-----|------------------------------------------|-----|------|
|            |                 |                | MIN                                         | MAX | MIN                                        | MAX | MIN                                        | MAX | MIN                                      | MAX |      |
| $f_{\max}$ |                 |                | 160                                         |     | 160                                        |     | 160                                        |     | 160                                      |     | MHz  |
| $t_{pd}$   | CLK             | Q              | 3.9                                         | 9.9 | 2                                          | 7   | 1.7                                        | 5   | 1                                        | 4.5 | ns   |

operating characteristics,  $T_A = 25^\circ\text{C}$


| PARAMETER |                               | TEST CONDITIONS      | $V_{CC} = 1.8 \text{ V}$ | $V_{CC} = 2.5 \text{ V}$ | $V_{CC} = 3.3 \text{ V}$ | $V_{CC} = 5 \text{ V}$ | UNIT |
|-----------|-------------------------------|----------------------|--------------------------|--------------------------|--------------------------|------------------------|------|
|           |                               |                      | TYP                      | TYP                      | TYP                      | TYP                    |      |
| $C_{pd}$  | Power dissipation capacitance | $f = 10 \text{ MHz}$ | 26                       | 26                       | 27                       | 30                     | pF   |

# SN74LVC1G79

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES220K – APRIL 1999 – REVISED JULY 2002


### PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

| TEST              | S1         |
|-------------------|------------|
| $t_{PLH}/t_{PHL}$ | Open       |
| $t_{PLZ}/t_{PZL}$ | $V_{LOAD}$ |
| $t_{PHZ}/t_{PZH}$ | GND        |


| $V_{CC}$                         | INPUTS   |                      | $V_M$      | $V_{LOAD}$        | $C_L$ | $R_L$        | $V_{\Delta}$ |
|----------------------------------|----------|----------------------|------------|-------------------|-------|--------------|--------------|
|                                  | $V_I$    | $t_r/t_f$            |            |                   |       |              |              |
| $1.8\text{ V} \pm 0.15\text{ V}$ | $V_{CC}$ | $\leq 2\text{ ns}$   | $V_{CC}/2$ | $2 \times V_{CC}$ | 15 pF | 1 M $\Omega$ | 0.15 V       |
| $2.5\text{ V} \pm 0.2\text{ V}$  | $V_{CC}$ | $\leq 2\text{ ns}$   | $V_{CC}/2$ | $2 \times V_{CC}$ | 15 pF | 1 M $\Omega$ | 0.15 V       |
| $3.3\text{ V} \pm 0.3\text{ V}$  | 3 V      | $\leq 2.5\text{ ns}$ | 1.5 V      | 6 V               | 15 pF | 1 M $\Omega$ | 0.3 V        |
| $5\text{ V} \pm 0.5\text{ V}$    | $V_{CC}$ | $\leq 2.5\text{ ns}$ | $V_{CC}/2$ | $2 \times V_{CC}$ | 15 pF | 1 M $\Omega$ | 0.3 V        |




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS




VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ .
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms


## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

| TEST              | S1         |
|-------------------|------------|
| $t_{PLH}/t_{PHL}$ | Open       |
| $t_{PLZ}/t_{PZL}$ | $V_{LOAD}$ |
| $t_{PHZ}/t_{PZH}$ | GND        |


| $V_{CC}$                         | INPUTS   |                      | $V_M$      | $V_{LOAD}$        | $C_L$ | $R_L$        | $V_{\Delta}$ |
|----------------------------------|----------|----------------------|------------|-------------------|-------|--------------|--------------|
|                                  | $V_I$    | $t_r/t_f$            |            |                   |       |              |              |
| $1.8\text{ V} \pm 0.15\text{ V}$ | $V_{CC}$ | $\leq 2\text{ ns}$   | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 1 k $\Omega$ | 0.15 V       |
| $2.5\text{ V} \pm 0.2\text{ V}$  | $V_{CC}$ | $\leq 2\text{ ns}$   | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 500 $\Omega$ | 0.15 V       |
| $3.3\text{ V} \pm 0.3\text{ V}$  | 3 V      | $\leq 2.5\text{ ns}$ | 1.5 V      | 6 V               | 50 pF | 500 $\Omega$ | 0.3 V        |
| $5\text{ V} \pm 0.5\text{ V}$    | $V_{CC}$ | $\leq 2.5\text{ ns}$ | $V_{CC}/2$ | $2 \times V_{CC}$ | 50 pF | 500 $\Omega$ | 0.3 V        |




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- I.  $C_L$  includes probe and jig capacitance.
  - J. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - K. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ .
  - L. The outputs are measured one at a time with one transition per measurement.
  - M.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - N.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - O.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - P. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265