

M74HC390P**DUAL 4-STAGE BINARY RIPPLE COUNTER WITH $\div 2$ AND $\div 5$ SECTIONS****DESCRIPTION**

The M74HC390 is a semiconductor integrated circuit consisting of two asynchronous decade counters with direct reset input.

FEATURES

- High-speed: (clock frequency) 60MHz typ.
($C_L=15\text{pF}$, $V_{CC}=5\text{V}$)
- Low power dissipation: $20\mu\text{W}/\text{package}$ (max)
($V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, quiescent state)
- High noise margin: 30% of V_{CC} , min ($V_{CC}=4.5\text{V}$, 6V)
- Capable of driving 10 LSTTL loads
- Wide operating voltage range: $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range: $T_a=-40\sim +85^\circ\text{C}$


APPLICATION

General purpose, for use in industrial and consumer digital equipment.

FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC390 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS390.

Each decade counter consists of a binary counter and a divide-by-5 counter. When using a binary counter, by applying the count pulse to clock input $\overline{\text{CKA}}$ a frequency-demultiplied signal will be output to QA. When using a divide-by-5 counter, by applying the count pulse to clock input $\overline{\text{CKB}}$ a frequency-demultiplied signal will be output to QB through QD.


PIN CONFIGURATION (TOP VIEW)

Outline 16P4

When using the decade counter to output BCD code from QA through QD, connect QA and $\overline{\text{CKB}}$ together and apply the count pulse to CKA. When outputting a signal with a 50% duty cycle from QA, connect QD and $\overline{\text{CKA}}$ together and apply the count pulse to $\overline{\text{CKB}}$.

Counting takes place when the clock input changes from high-level to low-level.

When direct reset input R_D is high, QA through QB will become low irrespective of other inputs. Maintain the low-level state when counting.

**LOGIC DIAGRAM
(EACH COUNTER)**

DUAL 4-STAGE BINARY RIPPLE COUNTER WITH $\div 2$ AND $\div 5$ SECTIONS

FUNCTION TABLE (Note 1)

Inputs		Outputs			
CK	R _D	QA	QB	QC	QD
X	H	L	L	L	L
↓	L	Count			

Note 1 : ↓ : Change from high to low level
X : Irrelevant

Count	QA	QB	QC	QD
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

With QA and $\overline{\text{CKB}}$ connected and CKA used as input.

ABSOLUTE MAXIMUM RATINGS ($T_a = -40 \sim +85^\circ\text{C}$)

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		$-0.5 \sim +7.0$	V
V_i	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
V_o	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
I_{IK}	Input protection diode current	$V_i < 0V$ $V_i > V_{CC}$	-20 20	mA
I_{OK}	Output parasitic diode current	$V_o < 0V$ $V_o > V_{CC}$	-20 20	mA
I_o	Output current, per output pin		± 25	mA
I_{CC}	Supply/GND current	V_{CC} , GND	± 50	mA
P_d	Power dissipation		500	mW
T_{stg}	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = -40 \sim +85^\circ\text{C}$)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	2		6	V
V_i	Input voltage	0		V_{CC}	V
V_o	Output voltage	0		V_{CC}	V
T_{opr}	Operating temperature range	-40		$+85$	$^\circ\text{C}$
t_r, t_f	Input risetime, falltime			1000	ns
				500	
				400	

DUAL 4-STAGE BINARY RIPPLE COUNTER WITH $\div 2$ AND $\div 5$ SECTIONS

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			V _{CC} (V)	Min	Typ	Max	Min	Max	
V _{IH}	High-level input voltage	V _O = 0.1V, V _{CC} = 0.1V I _O = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V _{IL}	Low-level input voltage	V _O = 0.1V, V _{CC} = 0.1V I _O = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V _{OH}	High-level output voltage	V _I = V _{IH} , V _{IL}	I _{OH} = -20μA	2.0	1.9		1.9		V
			I _{OH} = -20μA	4.5	4.4		4.4		
			I _{OH} = -20μA	6.0	5.9		5.9		
			I _{OH} = -4.0mA	4.5	4.18		4.13		
			I _{OH} = -5.2mA	6.0	5.68		5.63		
V _{OL}	Low-level output voltage	V _I = V _{IH} , V _{IL}	I _{OL} = 20μA	2.0		0.1		0.1	V
			I _{OL} = 20μA	4.5		0.1		0.1	
			I _{OL} = 20μA	6.0		0.1		0.1	
			I _{OL} = 4.0mA	4.5		0.26		0.33	
			I _{OL} = 5.2mA	6.0		0.26		0.33	
I _{IH}	High-level input current	V _I = 6V	6.0			0.1		1.0	μA
I _{IL}	Low-level input current	V _I = 0V	6.0			-0.1		-1.0</	

DUAL 4-STAGE BINARY RIPPLE COUNTER WITH ÷ 2 AND ÷ 5 SECTIONS

SWITCHING CHARACTERISTICS ($V_{CC} = 2 \sim 6V$, $T_a = -40 \sim +85^\circ C$)


Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40 ~ +85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
f_{max}	Maximum clock frequency		2.0	5			4		MHz
			4.5	27			21		
			6.0	31			24		
t_{TLH}	Low-level to high-level and		2.0			75		95	ns
	high-level to low-level		4.5			15		19	
			6.0			13		16	
t_{THL}	output transition time		2.0			75		95	ns
			4.5			15		19	
			6.0			13		16	
t_{PLH}	Low-level to high-level and		2.0			120		150	ns
	high-level to low-level		4.5			24		30	
			6.0			21		26	
t_{PHL}	output propagation time ($\bar{CKA} - QA$)		2.0			120		150	ns
			4.5			24		30	
			6.0			21		26	
t_{PLH}	Low-level to high-level and		2.0			290		360	ns
	high-level to low-level		4.5			58		72	
			6.0			50		62	
t_{PHL}	output propagation time ($\bar{CKA} - QC$, with QA and $\bar{CKB}$ connected)		2.0			290		360	ns
			4.5			58		72	
			6.0			50		62	
t_{PLH}	Low-level to high-level and	$C_L = 50pF$ (Note 3)	2.0			130		160	ns
	high-level to low-level		4.5			26		33	
			6.0			22		28	
t_{PHL}	output propagation time ($\bar{CKB}$								

DUAL 4-STAGE BINARY RIPPLE COUNTER WITH $\div 2$ AND $\div 5$ SECTIONS

TIMING REQUIREMENTS ($V_{CC} = 2 \sim 6V$, $T_A = -40 \sim +85^\circ C$)

Symbol	Parameter	Test conditions	Limits						Unit
			25°C			-40~+85°C			
			$V_{CC}(V)$	Min	Typ	Max	Min	Max	
$t_{W(\overline{CK})}$	Clock pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	14			18		
$t_{W(R_D)}$	Direct reset pulse width		2.0	80			100		ns
			4.5	16			20		
			6.0	14			18		
t_{rec}	R_D recovery time with respect to $\overline{CK}$		2.0	50			65		ns
			4.5	10			13		
			6.0	9			11		

Note 3 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): $t_r = 6ns$, $t_f = 6ns$
- (2) The capacitance C_L includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM

