

# ADC10662/ADC10664 10-Bit 360 ns A/D Converter with Input Multiplexer and Sample/Hold

Check for Samples: ADC10662, ADC10664

### **FEATURES**

- Built-In Sample-and-Hold
- Single +5V Supply
- No External Clock Required
- Speed Adjust Pin for Faster Conversions

## **APPLICATIONS**

- Digital Signal Processor Front Ends
- Instrumentation
- Disk Drives
- Mobile Telecommunications

### **KEY SPECIFICATIONS**

- Conversion Time 360 ns (Typical)
- Max. Sampling Rate: 1.5 MHz (Min)
- Low Power Consumption 235 mW (Max)
- Total Harmonic Distortion (50 kHz): -60 dB (Max)
- No Missing Codes Over Temperature

#### DESCRIPTION

**NOTE:** The ADC10662 is obsolete. It is described here for reference only.


Using an innovative, patented multistep (U.S. Patent Number 4918449) conversion technique, these 10-bit CMOS analog-to-digital converters offer submicrosecond conversion times yet dissipating a maximum of only 235 mW. These converters perform 10-bit conversions in two lower-resolution "flashes", yielding a fast A/D without the cost, power consumption, and other problems associated with true flash approaches. In addition to standard static performance specifications (Linearity, Full-Scale Error, etc.), dynamic performance (THD, S/N) is ensured.

The analog input voltage ADC is sampled and held by an internal sampling circuit. Input signals at frequencies from DC to over 250 kHz can therefore be digitized accurately without the need for an external sample-and-hold circuit.

Connecting an external resistor between the "speedup" pin and ground reduces the typical conversion time to as little as 360 ns for a small linearity sacrifice.

For ease of interface to microprocessors, the ADC10662 and ADC10664 have been designed to appear as a memory location or I/O port without the need for external interface logic.

# **Simplified Block Diagram**




\*ADC10664 Only

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



# **Connection Diagram**






Figure 1. Top View

Figure 2. Top View

**NOTE:** The ADC10662 is obsolete; shown for reference only.

### **PIN DESCRIPTIONS**

Pin Function	Description
DV <sub>CC</sub> , AV <sub>CC</sub>	Digital and analog positive supply voltage inputs. Connect both to the same voltage source, but bypass separately with a 0.1 $\mu$ F ceramic capacitor in parallel with a 10 $\mu$ F tantalum capacitor to ground at each pin.
ĪNT	Active low interrupt output.    NT goes low at the end of each conversion, and returns high following the rising edge of RD.
S/H	Sample/Hold control input. When this pin is forced low (and $\overline{\text{CS}}$ is low), the analog input signal to be sampled and initiates a new conversion.
RD	Active low Read control input. When this $\overline{\text{RD}}$ and $\overline{\text{CS}}$ are low, any data present in the output registers will be placed on the data bus.
CS	Active low Chip Select control input. When low, this pin enables the $\overline{RD}$ and $\overline{S}/H$ pins.
S0, S1	These pins select the analog input that will be connected to the A/D during the conversion. The input is selected based on the state of S0 and S1 when S/H makes its High-to-Low transition (See Timing Diagrams). The ADC10664 includes both S0 and S1. The ADC10662 includes just S0.
V <sub>REF</sub> -, V <sub>REF</sub> +	Reference voltage inputs. They may be placed at any voltage between GND and $V_{CC}$ , but $V_{REF+}$ must be greater than $V_{REF-}$ . An input voltage equal to $V_{REF+}$ produces an output code of 0, and an input voltage equal to $V_{REF+}$ – 1 LSB) produces an output code of 1023.
V <sub>IN0</sub> , V <sub>IN1</sub> , V <sub>IN2</sub> , V <sub>IN3</sub>	Analog input pins. The ADC10662 has two inputs ( $V_{IN0}$ and $V_{IN1}$ ) and the ADC10664 has four inputs ( $V_{IN0}$ , $V_{IN1}$ , $V_{IN2}$ and $V_{IN3}$ ). The impedance of the source should be less than 500 $\Omega$ for best accuracy and conversion speed. For accurate conversions, no input pin (even one that is not selected) should be driven more than 50 mV above $V_{CC}$ or 50 mV below ground.
GND, AGND, DGND	Power supply ground pins. The ADC10662 and ADC10664 have separate analog and digital ground pins (AGND and DGND) for separate bypassing of the analog and digital supplies. The ground pins should be connected to a stable, noise-free system ground. Both pins should be returned to the same potential.
DB0-DB9	TRI-STATE output pins.
SPEEDADJ	By connecting a resistor between this pin and ground, the conversion time can be reduced. The specifications listed in the table of Electrical Characteristics apply for a speed adjust resistor ( $R_{SA}$ ) equal to 14.0 k $\Omega$ (Mode 1) or 8.26 k $\Omega$ (Mode 2). See Typical Performance Characteristics and the table of Electrical Characteristics.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

www.ti.com

# Absolute Maximum Ratings (1)(2)(3)

Supply Voltage (V <sup>+</sup> = AV <sub>CC</sub> =	-0.3V to +6V					
Voltage at Any Input or Output	Voltage at Any Input or Output					
Input Current at Any Pin (4)			5 mA			
Package Input Current <sup>(4)</sup>			20 mA			
Power Dissipation (5)	875 mW					
ESD Susceptibility <sup>(6)</sup>	2000V					
	N Package (10 Sec)	N Package (10 Sec)				
Soldering Information	2010 5	Vapor Phase (60 Sec)	215°C			
	SOIC Package	Infrared (15 Sec)	220°C			
Storage Temperature Range	-65°C to +150°C					
Junction Temperature	lunction Temperature					

- (1) All voltages are measured with respect to GND, unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional. These ratings do not ensure specific performance limits, however. For ensured specifications and test conditions, see the Electrical Characteristics. The specified specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (4) When the input voltage (V<sub>IN</sub>) at any pin exceeds the power supply rails (V<sub>IN</sub> < GND or V<sub>IN</sub> > V<sup>+</sup>) the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four.
- (5) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>JMAX</sub>, θ<sub>JA</sub> and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any temperature is P<sub>D</sub> = (T<sub>JMAX</sub> T<sub>A</sub>)/θ<sub>JA</sub> or the number given in the Absolute Maximum Ratings, whichever is lower. In most cases, the maximum derated power dissipation will be reached only during fault conditions. For these devices, T<sub>JMAX</sub> for a board-mounted device can be found in Package Thermal Resistance.
- (6) Human body model, 100 pF discharged through a 1.5 k $\Omega$  resistor.

# Operating Ratings (1)(2)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX} = -40^{\circ}C \le T_A \le +85^{\circ}C$
Supply Voltage Range	+4.5V to +5.5V

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional. These ratings do not ensure specific performance limits, however. For ensured specifications and test conditions, see the Electrical Characteristics. The specified specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) All voltages are measured with respect to GND, unless otherwise specified.

#### **Package Thermal Resistance**

Device	θ <sub>JA</sub> (°C/W)
ADC10662CIWM	82
ADC10664CIWM	78



# **Converter Characteristics**

The following specifications apply for  $V^+=+5V$ ,  $V_{REF(+)}=+5V$ ,  $V_{REF(-)}=GND$ , and Speed Adjust pin connected to ground through a 14.0 k $\Omega$  resistor (Mode 1) or an 8.26 k $\Omega$  resistor (Mode 2) unless otherwise specified. **Boldface limits apply for T<sub>A</sub>** =  $T_{\perp}$  =  $T_{Min}$  to  $T_{Max}$ ; all other limits  $T_{A} = T_{\perp} = +25$ °C.

Symbol	Parameter	Conditions	Typical <sup>(1)</sup>	Limit <sup>(2)</sup>	Units (Limit)
	Resolution			10	Bits
	Integral Linearity Error		±0.5	±1.0/ <b>±1.5</b>	LSB (max)
	Offset Error			±1.5	LSB (max)
	Full-Scale Error			±1	LSB (max)
	Total Unadjusted Error		±0.5	±1.5/ <b>±2.2</b>	LSB
	Missing Codes			0	(max)
	Bayyar Cumhir Canaith dity	$V^{+} = 5V \pm 5\%$ , $V_{REF} = 4.5V$	±1/16		LSB
	Power Supply Sensitivity	$V^+ = 5V \pm 10\%, V_{REF} = 4.5V$	±1/8		LSB
THD	Total Harmonic Distortion <sup>(3)</sup>	$\begin{array}{l} f_{IN} = 1 \text{ kHz, } 4.85 \text{ V}_{P.P} \\ f_{IN} = 50 \text{ kHz, } 4.85 \text{ V}_{P.P} \\ f_{IN} = 100 \text{ kHz, } 4.85 \text{ V}_{P.P} \\ f_{IN} = 240 \text{ kHz, } 4.85 \text{ V}_{P.P} \end{array}$	-68 -66 -62 -58	-60	dB dB (max) dB dB
SNR	Signal-to-Noise Ratio <sup>(3)</sup>	$\begin{array}{l} f_{IN} = 1 \text{ kHz}, 4.85 \text{ V}_{P.P} \\ f_{IN} = 50 \text{ kHz}, 4.85 \text{ V}_{P.P} \\ f_{IN} = 100 \text{ kHz}, 4.85 \text{ V}_{P.P} \end{array}$	61 60 60	58	dB dB (min) dB
ENOB	Effective Number of Bits (3)	$f_{IN} = 1 \text{ kHz}, 4.85 \text{ V}_{P-P}$ $f_{IN} = 50 \text{ kHz}, 4.85 \text{ V}_{P-P}$	9.6 9.5	9	Bits Bits (min)
R <sub>REF</sub>	Reference Resistance		650	400 900	$\Omega$ (min) $\Omega$ (max)
V <sub>REF(+)</sub>	V <sub>REF(+)</sub> Input Voltage			V <sup>+</sup> + 0.05	V (max)
V <sub>REF(-)</sub>	V <sub>REF(-)</sub> Input Voltage			GND - 0.05	V (min)
V <sub>REF(+)</sub>	V <sub>REF(+)</sub> Input Voltage			V <sub>REF(-)</sub>	V (min)
V <sub>REF(-)</sub>	V <sub>REF(-)</sub> Input Voltage			V <sub>REF(+)</sub>	V (max)
V <sub>IN</sub>	Input Voltage			V <sup>+</sup> + 0.05	V (max)
V <sub>IN</sub>	Input Voltage			GND - 0.05	V (min)
	OFF Channel Input Leakage Current	$\overline{CS} = V^+, V_{IN} = V^+$	0.01	3	μA (max)
	ON Channel Input Leakage Current	$\overline{CS} = V^+, V_{IN} = V^+$	±1	-3	μA (max)

Typical figures represent most likely parametric norm.

Tested limits are ensured to AOQL (Average Outgoing Quality Level).

THD, SNR, and ENOB are tested in Mode 1. Measuring these quantities in Mode 2 yields similar values.



#### **DC Electrical Characteristics**

The following specifications apply for  $V^+ = +5V$ ,  $V_{REF(+)} = 5V$   $V_{REF(-)} = GND$ , and Speed Adjust pin connected to ground through a 14.0 k $\Omega$  resistor (Mode 1) or an 8.26 k $\Omega$  resistor (Mode 2) unless otherwise specified. **Boldface limits apply for T<sub>A</sub>** =  $T_J$  =  $T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = +25$ °C.

Symbol	Parameter	Conditions	Typical <sup>(1)</sup>	Limit <sup>(2)</sup>	Units (Limits)
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sup>+</sup> = 5.5V		2.0	V (min)
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sup>+</sup> = 4.5V		0.8	V (max)
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>IN(1)</sub> = 5V	0.005	3.0	μA (max)
I <sub>IN(0)</sub>	Logical "0" Input Current	V <sub>IN(0)</sub> 0V	-0.005	-3.0	μA (max)
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V^{+} = 4.5V$ , $I_{OUT} = -360 \mu A$ $V^{+} = 4.5V$ , $I_{OUT} = -10 \mu A$		2.4 4.25	V (min) V (min)
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	V <sup>+</sup> = 4.5V, I <sub>OUT</sub> = 1.6 mA		0.4	V (max)
I <sub>OUT</sub>	TRI-STATE Output Current	$V_{OUT} = 5V$ $V_{OUT} = 0V$	0.1 -0.1	50 -50	μΑ (max) μΑ (max)
DI <sub>CC</sub>	DV <sub>CC</sub> Supply Current	$\overline{\text{CS}} = \overline{\text{S}}/\text{H} = \overline{\text{RD}} = 0$	1.0	2	mA (max)
Al <sub>CC</sub>	AV <sub>CC</sub> Supply Current	$\overline{CS} = \overline{S}/H = \overline{RD} = 0$	30	45	mA (max)

Typical figures represent most likely parametric norm.

#### **AC Electrical Characteristics**

The following specifications apply for  $V^+ = +5V$ ,  $t_r = t_f = 20$  ns,  $V_{REF(+)} = 5V$ ,  $V_{REF(-)} = GND$ , and Speed Adjust pin connected to ground through a 14.0 k $\Omega$  resistor (Mode 1) or an 8.26 k $\Omega$  resistor (Mode 2) unless otherwise specified. **Boldface limits** apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = +25$ °C.

Symbol	Parameter	Conditions	Typical <sup>(1)</sup>	Limit <sup>(2)</sup>	Units (Limits)
t <sub>CONV</sub>	Mode 1 Conversion Time from Rising Edge of S/H to Falling Edge of INT		360	466	ns (max)
t <sub>CRD</sub>	Mode 2 Conversion Time		470	610	ns (max)
t <sub>ACC1</sub>	Access Time (Delay from Falling Edge of RD to Output Valid)	Mode 1; C <sub>L</sub> = 100 pF	30	50	ns (max)
t <sub>ACC2</sub>	Access Time (Delay from Falling Edge of RD to Output Valid)	Mode 2; C <sub>L</sub> = 100 pF	475	616	ns (max)
t <sub>SH</sub>	Minimum Sample Time	Mode 1 (Figure 3) <sup>(3)</sup>		150	ns (max)
t <sub>1H</sub> , t <sub>0H</sub>	TRI-STATE Control (Delay from Rising Edge of RD to High-Z State)	R <sub>L</sub> = 1k, C <sub>L</sub> = 10 pF	30	60	ns (max)
t <sub>INTH</sub>	Delay from Rising Edge of RD to Rising Edge of INT	C <sub>L</sub> = 100 pF	25	50	ns (max)
t <sub>P</sub>	Delay from End of Conversion to Next Conversion			50	ns (max)
t <sub>MS</sub>	Multiplexer Control Setup Time		10	75	ns (max)
t <sub>MH</sub>	Multiplexer Hold Time		10	40	ns (max)
C <sub>VIN</sub>	Analog Input Capacitance		35		pF (max)
C <sub>OUT</sub>	Logic Output Capacitance		5		pF (max)
C <sub>IN</sub>	Logic Input Capacitance		5		pF (max)

Typical figures represent most likely parametric norm.


Tested limits are ensured to AOQL (Average Outgoing Quality Level).


Tested limits are ensured to AOQL (Average Outgoing Quality Level).


Accuracy may degrade if t<sub>SH</sub> is shorter than the value specified. See curves of Accuracy vs. t<sub>SH</sub>.



# **TRI-STATE Test Circuits and Waveforms**











# **Timing Diagrams**



The conversion time  $(t_{\text{CONV}})$  is set by the internal timer.

Figure 3. Mode 1





The conversion time ( $t_{\rm CRD}$ ) includes the sampling time and is determined by the internal timer.


Figure 4. Mode 2 (RD Mode)





# **Typical Performance Characteristics**



















### Typical Performance Characteristics (continued)







# Signal-to-Noise + THD Ratio vs. Signal Frequency






Figure 12.

# Spectral Response with 100 kHz Sine Wave Input






Figure 14.

# Linearity Change vs. Speed-Up Resistor Mode 1 LINEARITY ERROR CHANGE (LSB) $V_{CC} = 5V$ $V_{REF} = 5V$ 0 0 10 20 30 40

SPEED-UP RESISTOR,  $R_{\text{SA}}$  ( $k\Omega$ ) Figure 16.









#### **FUNCTIONAL DESCRIPTION**

#### The ADC10662 is obsolete. It is discussed here for reference only.

The ADC10662 and ADC10664 digitize an analog input signal to 10 bits accuracy by performing two lower-resolution "flash" conversions. The first flash conversion provides the six most significant bits (MSBs) of data, and the second flash conversion provides the four least significant bits LSBs).

Figure 19 is a simplified block diagram of the converter. Near the center of the diagram is a string of resistors. At the bottom of the string of resistors are 16 resistors, each of which has a value 1/1024 the resistance of the whole resistor string. These lower 16 resistors (the **LSB Ladder**) therefore have a voltage drop of 16/1024, or 1/64 of the total reference voltage ( $V_{REF+} - V_{REF-}$ ) across them. The remainder of the resistor string is made up of eight groups of eight resistors connected in series. These comprise the **MSB Ladder**. Each section of the MSB Ladder has 1/64 of the total reference voltage across it, and each of the LSB resistors has 1/64 of the total reference voltage across it. Tap points across these resistors can be connected, in groups of sixteen, to the sixteen comparators at the right of the diagram.

On the left side of the diagram is a string of seven resistors connected between  $V_{REF+}$  and  $V_{REF-}$ . Six comparators compare the input voltage with the tap voltages on this resistor string to provide a low-resolution "estimate" of the input voltage. This estimate is then used to control the multiplexer that connects the MSB Ladder to the sixteen comparators on the right. Note that the comparators on the left needn't be very accurate; they simply provide an estimate of the input voltage. Only the sixteen comparators on the right and the six on the left are necessary to perform the initial six-bit flash conversion, instead of the 64 comparators that would be required using conventional half-flash methods.

To perform a conversion, the estimator compares the input voltage with the tap voltages on the seven resistors on the left. The estimator decoder then determines which MSB Ladder tap points will be connected to the sixteen comparators on the right. For example, assume that the estimator determines that  $V_{IN}$  is between 11/16 and 13/16 of  $V_{REF}$ . The estimator decoder will instruct the comparator MUX to connect the 16 comparators to the taps on the MSB ladder between 10/16 and 14/16 of  $V_{REF}$ . The 16 comparators will then perform the first flash conversion. Note that since the comparators are connected to ladder voltages that extend beyond the range indicated by the estimator circuit, errors in the estimator as large as 1/16 of the reference voltage (64 LSBs) will be corrected. This first flash conversion produces the six most significant bits of data—four bits in the flash itself, and 2 bits in the estimator.

The remaining four LSBs are now determined using the same sixteen comparators that were used for the first flash conversion. The MSB Ladder tap voltage just below the input voltage (as determined by the first flash) is subtracted from the input voltage and compared with the tap points on the sixteen LSB Ladder resistors. The result of this second, four-bit flash conversion is then decoded, and the full 10-bit result is latched.

Note that the sixteen comparators used in the first flash conversion are reused for the second flash. Thus, the multistep conversion technique used in the ADC10662 and ADC10664 needs only a small fraction of the number of comparators that would be required for a traditional flash converter, and far fewer than would be used in a conventional half-flash approach. This allows the ADC10662 and ADC10664 to perform high-speed conversions without excessive power drain.






Figure 19. Block Diagram of the Multistep Converter Architecture

#### SIMILAR PRODUCT DIFFERENCES

The ADC1006x, ADC1046x and ADC1066x (where "x" indicates the number of multiplexer inputs) are similar devices with different specification limits. The differences in these device families are summarized below.

Device Family	ILE, TUE, PSS	THD, SNR, ENOB	Max. Conversion Time
ADC1006x	Verified	-	900ns
ADC1046x	-	Verified	900ns
ADC1066x	-	Verified	466ns

#### **Applications Information**

#### **MODES OF OPERATION**

The ADC10662 and ADC10664 have two basic digital interface modes. Figure 3 and Figure 4 are timing diagrams for the two modes. The ADC10662 and ADC10664 have input multiplexers that are controlled by the logic levels on pins  $S_0$  and  $S_1$  when  $\overline{S}/H$  goes low. Table 1 and Table 2 are truth tables showing how the input channels are assigned.

#### Mode 1

In this mode, the  $\overline{S}/H$  pin controls the start of conversion.  $\overline{S}/H$  is pulled low for a minimum of 150 ns. This causes the comparators in the "coarse" flash converter to become active. When  $\overline{S}/H$  goes high, the result of the coarse conversion is latched and the "fine" conversion begins. After 360 ns (typical),  $\overline{INT}$  goes low, indicating that the conversion results are latched and can be read by pulling  $\overline{RD}$  low. Note that  $\overline{CS}$  must be low to enable  $\overline{S}/H$  or  $\overline{RD}$ .  $\overline{CS}$  is internally "ANDed" with  $\overline{S}/H$  and  $\overline{RD}$ ; the input voltage is sampled when  $\overline{CS}$  and  $\overline{S}/H$  are low, and data is read when  $\overline{CS}$  and  $\overline{RD}$  are low.  $\overline{INT}$  is reset high on the rising edge of  $\overline{RD}$ .



#### Table 1. Input Multiplexer Programming ADC10664

S <sub>1</sub>	S <sub>0</sub>	Channel
0	0	V <sub>IN0</sub>
0	1	V <sub>IN1</sub>
1	0	V <sub>IN2</sub>
1	1	V <sub>IN3</sub>

#### **Table 2. Input Multiplexer Programming ADC10662**

S <sub>0</sub>	Channel
0	V <sub>IN0</sub>
1	V <sub>IN1</sub>

#### Mode 2

In Mode 2, also called " $\overline{\text{RD}}$  mode", the  $\overline{\text{S}}/\text{H}$  and  $\overline{\text{RD}}$  pins are tied together. A conversion is initiated by pulling both pins low. The A/D converter samples the input voltage and causes the coarse comparators to become active. An internal timer then terminates the coarse conversion and begins the fine conversion. 470 ns (typical) after  $\overline{\text{S}}/\text{H}$  and  $\overline{\text{RD}}$  are pulled low,  $\overline{\text{INT}}$  goes low, indicating that the conversion is completed. Approximately 20 ns later the data appearing on the TRI-STATE output pins will be valid. Note that data will appear on these pins throughout the conversion, but until  $\overline{\text{INT}}$  goes low the data at the output pins will be the result of the previous conversion.

#### REFERENCE CONSIDERATIONS

The ADC10662 and ADC10664 each have two reference inputs. These inputs,  $V_{REF+}$  and  $V_{REF-}$ , are fully differential and define the zero to full-scale range of the input signal. The reference inputs can be connected to span the entire supply voltage range ( $V_{REF-} = 0V$ ,  $V_{REF+} = V_{CC}$ ) for ratiometric applications, or they can be connected to different voltages (as long as they are between ground and  $V_{CC}$ ) when other input spans are required.

Reducing the overall  $V_{REF}$  span to less than 5V increases the sensitivity of the converter (e.g., if  $V_{REF} = 2V$ , then 1 LSB = 1.953 mV). Note, however, that linearity and offset errors become larger when lower reference voltages are used. See Typical Performance Characteristics for more information. For this reason, reference voltages less than 2V are not recommended.

In most applications,  $V_{REF-}$  will simply be connected to ground, but it is often useful to have an input span that is offset from ground. This situation is easily accommodated by the reference configuration used in the ADC10662 and ADC10664.  $V_{REF-}$  can be connected to a voltage other than ground as long as the voltage source connected to this pin is capable of sinking the converter's reference current (12.5 mA Max @  $V_{REF-}$  is connected to a voltage other than ground, bypass it with multiple capacitors.

Since the resistance between the two reference inputs can be as low as  $400\Omega$ , the voltage source driving the reference inputs should have low output impedance. Any noise on either reference input is a potential cause of conversion errors, so each of these pins must be supplied with a clean, low noise voltage source. Each reference pin should be bypassed with a  $10~\mu\text{F}$  tantalum and a  $0.1~\mu\text{F}$  ceramic.

#### THE ANALOG INPUT

The ADC10662 and ADC10664 sample the analog input voltage once every conversion cycle. When this happens, the input is briefly connected to an impedance approximately equal to  $600\Omega$  in series with 35 pF. Short-duration current spikes can be observed at the analog input during normal operation. These spikes are normal and do not degrade the converter's performance.

Large source impedances can slow the charging of the sampling capacitors and degrade conversion accuracy. Therefore, only signal sources with output impedances less than  $500\Omega$  should be used if rated accuracy is to be achieved at the minimum sample time (250 ns maximum). If the sampling time is increased, the source impedance can be larger. If a signal source has a high output impedance, its output should be buffered with an operational amplifier. The operational amplifier's output should be well-behaved when driving a switched 35 pF/600 $\Omega$  load. Any ringing or voltage shifts at the op-amp's output during the sampling period can result in conversion errors.



Correct conversion results will be obtained for input voltages greater than GND – 50 mV and less than V<sup>+</sup> + 50 mV. Do not allow the signal source to drive the analog input pin beyond the Absolute Maximum Rating. If an analog input pin is forced beyond these voltages, the current flowing through the pin should be limited to 5 mA or less to avoid permanent damage to the IC. The sum of all the overdrive currents into all pins must be less than the Absolute Maximum Rating for Package Input Current. When the input signal is expected to extend beyond this limit, an input protection scheme should be used. A simple input protection network using diodes and resistors is shown in Figure 20. Note the multiple bypass capacitors on the reference and power supply pins. If  $V_{REF-}$  is not grounded, it should also be bypassed to analog ground using multiple capacitors (see POWER SUPPLY CONSIDERATIONS). AGND and DGND should be at the same potential.  $V_{INO}$  is shown with an input protection network.




Figure 20. Typical Connection

#### INHERENT SAMPLE-AND-HOLD

Because the ADC10662 and ADC10664 sample the input signal once during each conversion, they are capable of measuring relatively fast input signals without the help of an external sample-hold. In a non-sampling successive-approximation A/D converter, regardless of speed, the input signal must be stable to better than  $\pm 1/2$  LSB during each conversion cycle or significant errors will result. Consequently, even for many relatively slow input signals, the signals must be externally sampled and held constant during each conversion if a SAR with no internal sample-and-hold is used.

Because they incorporate a direct sample/hold control input, the ADC10662 and ADC10664 are suitable for use in DSP-based systems. The  $\overline{S}/H$  input allows synchronization of the A/D converter to the DSP system's sampling rate and to other ADC10662s, and ADC10664s.

#### POWER SUPPLY CONSIDERATIONS

The ADC10662 and ADC10664 are designed to operate from a +5V (nominal) power supply. There are two supply pins,  $AV_{CC}$  and  $DV_{CC}$ . These pins allow separate external bypass capacitors for the analog and digital portions of the circuit. To ensure accurate conversions, the two supply pins should be connected to the same voltage source, and each should be bypassed with a 0.1  $\mu$ F ceramic capacitor in parallel with a 10  $\mu$ F tantalum capacitor. Depending upon the circuit board layout and other system considerations, more bypassing may be necessary.

The ADC10662 and ADC10664 have separate analog and digital ground pins for separate bypassing of the analog and digital supplies. Their ground pins should be connected to the same potential, and all grounds should be "clean" and free of noise.

In systems with multiple power supplies, careful attention to power supply sequencing may be necessary to avoid over-driving inputs. The A/D converter's power supply pins should be at the proper voltage before digital or analog signals are applied to any of the other pins.



#### LAYOUT AND GROUNDING

In order to ensure fast, accurate conversions from the ADC10662 and ADC10664, it is necessary to use appropriate circuit board layout techniques. The analog ground return path should be low-impedance and free of noise from other parts of the system. Noise from digital circuitry can be especially troublesome.

All bypass capacitors should be located as close to the converter as possible and should connect to the converter and to ground with short traces. The analog input should be isolated from noisy signal traces to avoid having spurious signals couple to the input. Any external component (e.g., a filter capacitor) connected across the converter's input should be connected to a very clean ground return point. Grounding the component at the wrong point will result in reduced conversion accuracy.

#### **DYNAMIC PERFORMANCE**

Many applications require the A/D converter to digitize AC signals, but conventional DC integral and differential nonlinearity specifications don't accurately predict the A/D converter's performance with AC input signals. The important specifications for AC applications reflect the converter's ability to digitize AC signals without significant spectral errors and without adding noise to the digitized signal. Dynamic characteristics such as signal-to-noise ratio (SNR) and total harmonic distortion (THD), are quantitative measures of this capability.

An A/D converter's AC performance can be measured using Fast Fourier Transform (FFT) methods. A sinusoidal waveform is applied to the A/D converter's input, and the transform is then performed on the digitized waveform. The resulting spectral plot might look like the ones shown in the typical performance curves. The large peak is the fundamental frequency, and the noise and distortion components (if any are present) are visible above and below the fundamental frequency. Harmonic distortion components appear at whole multiples of the input frequency. Their amplitudes are combined as the square root of the sum of the squares and compared to the fundamental amplitude to yield the THD specification. Ensured limits for THD are given in the table of Electrical Characteristics.

Signal-to-noise ratio is the ratio of the amplitude at the fundamental frequency to the rms value at all other frequencies, excluding any harmonic distortion components. Ensured limits are given in the Electrical Characteristics table. An alternative definition of signal-to-noise ratio includes the distortion components along with the random noise to yield a signal-to-noise-plus-distortion ration, or S/(N + D).

The THD and noise performance of the A/D converter will change with the frequency of the input signal, with more distortion and noise occurring at higher signal frequencies. One way of describing the A/D's performance as a function of signal frequency is to make a plot of "effective bits" versus frequency. An ideal A/D converter with no linearity errors or self-generated noise will have a signal-to-noise ratio equal to (6.02n + 1.76) dB, where n is the resolution in bits of the A/D converter. A real A/D converter will have some amount of noise and distortion, and the effective bits can be found by:

n (effective) = 
$$\frac{S/(N + D) (dB) - 1.76}{6.02}$$

where

S/(N + D) is the ratio of signal to noise and distortion, which can vary with frequency

As an example, an ADC10662 with a 4.85  $V_{P-P}$ , 100 kHz sine wave input signal will typically have a signal-to-noise-plus-distortion ratio of 59.2 dB, which is equivalent to 9.54 effective bits. As the input frequency increases, noise and distortion gradually increase, yielding a plot of effective bits or S/(N + D) as shown in the typical performance curves.

# **SPEED ADJUST**

The speed adjust pin is connected to an on-chip current source that determines the converter's internal timing. By connecting a resistor between the speed adjust pin and ground as shown in Figure 20, the internal programming current is increased, which reduces the conversion time. The ADC10662 and ADC10664 are specified and ensured for operation with  $R_{SA}$  = 14.0 k $\Omega$  (Mode 1) or  $R_{SA}$  = 8.26k (Mode 2). Smaller resistors will result in faster conversion times, but linearity will begin to degrade as  $R_{SA}$  becomes smaller (see Typical Performance Characteristics).

(1)

# SNAS076E -JUNE 1999-REVISED MARCH 2013



# **REVISION HISTORY**

Ch	Changes from Revision D (March 2013) to Revision E						
•	Changed layout of National Data Sheet to TI format	. 1	Ę				



# PACKAGE OPTION ADDENDUM

22-Dec-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ADC10664CIWM	LIFEBUY	SOIC	DW	28	26	TBD	Call TI	Call TI	-40 to 85	ADC10664 CIWM	
ADC10664CIWM/NOPB	LIFEBUY	SOIC	DW	28	26	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	ADC10664 CIWM	
ADC10664CIWMX/NOPB	LIFEBUY	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	ADC10664 CIWM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

22-Dec-2017


In no event shall TI's liabili	ity arising out of such information exceed the to	tal purchase price of the TI part(s	<li>s) at issue in this document sold by</li>	VII to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC10664CIWMX/NOPB	SOIC	DW	28	1000	330.0	24.4	10.8	18.4	3.2	12.0	24.0	Q1

www.ti.com 23-Sep-2013




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC10664CIWMX/NOPB	SOIC	DW	28	1000	367.0	367.0	45.0

DW (R-PDSO-G28)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.