









TLV3201, TLV3202 SBOS561C – MARCH 2012 – REVISED MAY 2024

# TLV320x 40ns, microPOWER, Push-Pull Output Comparators

### 1 Features

- · Low Propagation Delay: 40ns
- Low Quiescent Current: 40µA per Channel
- Input Common-Mode Range Extends 200mV Beyond Either Rail
- Low Input Offset Voltage: 1mV
- · Push-Pull Outputs
- Supply Range: 2.7V to 5.5V
- Industrial Temperature Range: –40°C to 125°C
- Small Packages:
   5-Pin SC70, 5-Pin SOT-23, 8-Pin SOIC, 8-Pin VSSOP

# 2 Applications

- Inspection Equipment
- · Test and Measurement
- High-Speed Sampling Systems
- Telecom
- · Portable Communications

# 3 Description


The TLV3201 and TLV3202 are single- and dual-channel comparators that offer the ultimate combination of high speed (40ns) and low-power consumption (40 $\mu$ A), all in extremely small packages with features such as rail-to-rail inputs, low offset voltage (1mV ), and large output drive current. The devices are also very easy to implement in a wide variety of applications where response time is critical.

The TLV320x family is available in single (TLV3201) and dual (TLV3202) channel versions, both with push-pull outputs. The TLV3201 is available in 5-pin SOT-23 and 5-pin SC70 packages. The TLV3202 is available in 8-pin SOIC and 8-pin VSSOP packages. All devices are specified for operation across the expanded industrial temperature range of -40°C to 125°C.

#### **Device Information**

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
TLV3201	SOT-23 (5)	2.90mm × 1.60mm
11273201	SC70 (5)	2.00mm × 1.25mm
TLV3202	VSSOP (8)	3.00mm × 3.00mm
1LV3202	SOIC (8)	4.90mm × 3.91mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable



Copyright © 2016, Texas Instruments Incorporated

**Threshold Detector** 



# **Table of Contents**

1 Features	11
2 Applications 7.3 Feature Description	11
3 Description	11
4 Device Comparison Table 8 Application and Implementation 8	12
5 Pin Configuration and Functions	
Pin Functions: TLV3201 8.2 Typical Applications	
Pin Functions: TLV3202 8.3 Power Supply Recommendations	
6 Specifications4 8.4 Layout4	18
6.1 Absolute Maximum Ratings	<mark>20</mark>
6.2 ESD Ratings	<mark>20</mark>
6.3 Recommended Operating Conditions	20
6.4 Thermal Information	pdates21
6.5 Electrical Characteristics: V <sub>CC</sub> = 5V	21
6.6 Switching Characteristics: V <sub>CC</sub> = 5V	
6.7 Electrical Characteristics: V <sub>CC</sub> = 2.7V	21
6.8 Switching Characteristics: V <sub>CC</sub> = 2.7V6 9.7 Glossary	21
6.9 Typical Characteristics	
7 Detailed Description	
7.1 Overview	<mark>22</mark>



# **4 Device Comparison Table**

DEVICE	DESCRIPTION
TLV3011	$5\mu A$ (maximum) open-drain, 1.8V to 5.5V with integrated voltage reference in 1.5mm $\times$ 1.5mm micro-sized packages
TLV3012	5μA (maximum) push-pull, 1.8V to 5.5V with integrated voltage reference in micro-sized packages
TLV3501	4.5ns, rail-to-rail, push-pull comparator in micro-sized packages
LMV7235	75ns, 65μA, 2.7V to 5.5V, rail-to-rail input comparator with open-drain output
REF3333	30ppm/°C drift, 3.9µA, SOT23-3, SC70-3 voltage reference

# **5 Pin Configuration and Functions**




Figure 5-1. TLV3201 DCK and DBV Packages 5-Pin SC70-5 and SOT-23 Top View

# **Pin Functions: TLV3201**

F	PIN I/O		DESCRIPTION
NAME	NO.	] "/0	DESCRIPTION
GND	2	_	Negative supply, ground
IN-	4	I	Negative input
IN+	3	I	Positive input
OUT	1	0	Output
V <sub>CC</sub>	5	_	Positive supply




Figure 5-2. TLV3202 D and DGK Packages 8-Pin SOIC and VSSOP Top View

# Pin Functions: TLV3202

F	PIN	I/O	DESCRIPTION
NAME	NO.	1 1/0	DESCRIPTION
1IN-	2	I	Negative input, comparator 1
1IN+	3	I	Positive input, comparator 1
10UT	1	0	Output, comparator 1
2IN-	6	I	Negative input, comparator 2
2IN+	5	I	Positive input, comparator 2
2OUT	7	0	Output, comparator 2
GND	4	_	Negative supply, ground
V <sub>CC</sub>	8	_	Positive supply



# **6 Specifications**

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage	Supply voltage		7	V
voltage	Signal input pins <sup>(2)</sup>	-0.5	(V <sub>CC</sub> ) + 0.5	V
Current	Signal input pins <sup>(2)</sup>	-10	10	A
Current	Output short circuit <sup>(3)</sup>		100	mA mA
	Operating	-55	125	
Temperature	Junction, T <sub>J</sub>		150	°C
	Storage, T <sub>stg</sub>	-65	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Section 6.3. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM),	TLV3201	±2000	V
		per JEDEC specification JESD22-C101 <sup>(2)</sup>	TLV3202	±1000	

<sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage, $V_S = (V_{S+}) - (V_{S-})$	2.7 (±1.35)	5.5 (±2.75)	V
	Specified temperature	-40	125	°C

### 6.4 Thermal Information

		TLV	3201	TLV:	3202	
	THERMAL METRIC(1)	DBV (SOT-23)	DCK (SC70)	D (SOIC)	DGK (VSSOP)	UNIT
		5 PINS	5 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	237.8	281.9	143.6	201.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	108.7	97.6	97.2	92.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	64.1	68.3	84.2	123.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	12.1	2.6	45.5	23.0	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	63.3	67.3	83.7	212.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback

<sup>(2)</sup> Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails must be current limited to 10 mA or less.

<sup>(3)</sup> Short-circuit to ground.

<sup>(2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



# 6.5 Electrical Characteristics: $V_{CC} = 5V$

at  $T_A$  = 25°C and  $V_{CC}$  = 5V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE					
V	Input effect valters TIV2204	V <sub>CM</sub> = V <sub>CC</sub> / 2		1	3	ma\ /
V <sub>IO-TLV3201</sub>	Input offset voltage TLV3201	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			4	mV
V	t -fft t TIV/2000	V <sub>CM</sub> = V <sub>CC</sub> / 2		1	5	\/
V <sub>IO-TLV3202</sub>	Input offset voltage TLV3202	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			6	mV
dV <sub>OS</sub> /dT	Input offset voltage drift	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		1	10	μV/°C
PSRR	Power-supply rejection ratio	$V_{CM} = V_{CC} / 2$ , $V_{CC} = 2.5V$ to 5.5V	65	85		dB
	Input hysteresis			1.2		mV
INPUT BIA	S CURRENT		-		'	
	In the second second	V <sub>CM</sub> = V <sub>CC</sub> / 2		1	50	pА
I <sub>IB</sub>	Input bias current	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			5	nA
	land offer an account	V <sub>CM</sub> = V <sub>CC</sub> / 2		1	50	pА
I <sub>IO</sub>	Input offset current	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			2.5	nA
INPUT VOL	TAGE RANGE		-		'	
V <sub>CM</sub>	Common-mode voltage	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	(V <sub>EE</sub> ) - 0.2	(V	( <sub>CC</sub> ) + 0.2	V
CMRR	Common-mode rejection ratio	-0.2V < V <sub>CM</sub> < 5.2V	60	70		dB
INPUT IMP	EDANCE	'	1	,	<u> </u>	
	Common mode			10 <sup>13</sup>    2		Ω   pF
	Differential			1013    4		Ω   pF
OUTPUT						
V	Voltage output output from lover roll	I <sub>SINK</sub> = 4mA		175	190	ma\ /
V <sub>OL</sub>	Voltage output swing from lower rail	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			225	mV
V	Voltage output outing from upper vail	I <sub>SOURCE</sub> = 4mA		120	140	mV
V <sub>OH</sub>	Voltage output swing from upper rail	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			170	IIIV
		I <sub>SC</sub> sinking	40	48		
	Chart sirevit aurrent (ner semperatur)	$T_A = -40$ °C to 125°C	See	Figure 6-14		A
I <sub>SC</sub>	Short-circuit current (per comparator)	I <sub>SC</sub> sourcing	52	60		mA
		$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	See	igure 6-14		
POWER SU	JPPLY				'	
V <sub>CC</sub>	Specified voltage		2.7		5.5	V
	Ouissant surrent	T <sub>A</sub> = 25°C		40	50	
IQ	Quiescent current	T <sub>A</sub> = -40°C to 125°C			65	μΑ

# 6.6 Switching Characteristics: V<sub>CC</sub> = 5V

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			Input overdrive = 20mV , C <sub>L</sub> = 15pF		47	50	
		Low to high	Input overdrive = 100mV , C <sub>L</sub> = 15pF		43	50	
t <sub>PD</sub>	Propagation delay time		T <sub>A</sub> = -40°C to 125°C			55	
		High to low	Input overdrive = 20mV , C <sub>L</sub> = 15pF		45	50	ns
			Input overdrive = 100mV , C <sub>L</sub> = 15pF		42	50	
			T <sub>A</sub> = -40°C to 125°C			55	
	Propagation delay skew	Input overdrive = 2	0mV , C <sub>L</sub> = 15pF		2		ns
t <sub>R</sub>	Rise time	10% to 90%			2.9		ns
t <sub>F</sub>	Fall time	10% to 90%			3.7		ns



# 6.7 Electrical Characteristics: V<sub>CC</sub> = 2.7V

at  $T_A$  = 25°C and  $V_{CC}$  = 2.7V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFFSET V	OLTAGE						
		$V_{CM} = V_{CC} / 2$		1	3		
V <sub>IO-TLV3201</sub>	Input offset voltage TLV3201	T <sub>A</sub> = -40°C to 125°C			4	mV	
		V <sub>CM</sub> = V <sub>CC</sub> / 2		1	5	\/	
V <sub>IO-TLV3202</sub>	Input offset voltage TLV3202	T <sub>A</sub> = -40°C to 125°C			6	mV	
dV <sub>OS</sub> /dT	Input offset voltage drift	T <sub>A</sub> = -40°C to 125°C		1	10	μV/°C	
PSRR	Power-supply rejection ratio	$V_{CM} = V_{CC} / 2$ , $V_{CC} = 2.5 V$ to 5.5 V	65	85		dB	
	Input hysteresis			1.2		mV	
INPUT BIA	S CURRENT	1	1				
		$V_{CM} = V_{CC} / 2$		1	50	pА	
IB Input bias current		$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$			5	nA	
		V <sub>CM</sub> = V <sub>CC</sub> / 2		1	50	pА	
I <sub>IO</sub>	Input offset current	T <sub>A</sub> = -40°C to 125°C			2.5	nA	
INPUT VOL	LTAGE RANGE	1	1				
V <sub>CM</sub>	Common-mode voltage	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	(V <sub>EE</sub> ) – 0.2	(V	<sub>CC</sub> ) + 0.2	V	
CMRR	Common-mode rejection ratio	-0.2V < V <sub>CM</sub> < 2.9V	56	68		dB	
INPUT IMP	EDANCE				<u> </u>		
	Common mode			10 <sup>13</sup>    2		Ω   pF	
	Differential			10 <sup>13</sup>    4		Ω   pF	
OUTPUT		1	1				
		I <sub>SINK</sub> = 4mA		230	260		
V <sub>OL</sub>	Voltage output swing from lower rail	T <sub>A</sub> = -40°C to 125°C			325	mV	
		I <sub>SOURCE</sub> = 4mA		210	250		
V <sub>OH</sub>	Voltage output swing from upper rail	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$			350	mV	
		I <sub>SC</sub> sinking	13	19			
	2	T <sub>A</sub> = -40°C to 125°C	See F	Figure 6-14			
I <sub>SC</sub>	Short-circuit current (per comparator)	I <sub>SC</sub> sourcing	15	21		mA	
		T <sub>A</sub> = -40°C to 125°C	See F	Figure 6-14			
POWER SU	JPPLY	1	1		I		
V <sub>CC</sub>	Specified voltage		2.7		5.5	V	
		T <sub>A</sub> = 25°C		36	46		
ΙQ	Quiescent current	T <sub>A</sub> = -40°C to 125°C			60	μA	

# 6.8 Switching Characteristics: V<sub>CC</sub> = 2.7V

over operating free-air temperature range (unless otherwise noted)


	PARAMETER		MIN	TYP	MAX	UNIT	
	Propagation delay time		Input overdrive = 20mV , C <sub>L</sub> = 15pF		47	50	
			Input overdrive = 100mV , C <sub>L</sub> = 15pF		42	50	
			T <sub>A</sub> = -40°C to 125°C			55	
t <sub>PD</sub>		High to low	Input overdrive = 20mV , C <sub>L</sub> = 15pF		40	50	ns
			Input overdrive = 100mV , C <sub>L</sub> = 15pF		38	50	
			T <sub>A</sub> = -40°C to 125°C			55	
	Propagation delay skew	Input overdrive = 20	0mV , C <sub>L</sub> = 15pF		2		ns
t <sub>R</sub>	Rise time	10% to 90%		4.8		ns	
t <sub>F</sub>	Fall time	10% to 90%			5.2		ns

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




## **6.9 Typical Characteristics**






# 6.9 Typical Characteristics (continued)






# **6.9 Typical Characteristics (continued)**





## 6.9 Typical Characteristics (continued)






# 7 Detailed Description

#### 7.1 Overview

The TLV3201 and TLV3202 devices feature 40ns response time, and include 1.2mV of internal hysteresis for improved noise immunity with an input common-mode range that extends 0.2V beyond the power-supply rails.

# 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

### 7.3.1 Operating Voltage

The TLV3201 and TLV3202 comparators are specified for use on a single supply from 2.7V to 5.5V (or a dual supply from ±1.35V to ±2.75V) over a temperature range of −40°C to 125°C. The device continues to function below this range, but performance is not specified.

### 7.3.2 Input Overvoltage Protection

The device inputs are protected by electrostatic discharge (ESD) diodes that conduct if the input voltages exceed the power supplies by more than approximately 300mV. Momentary voltages greater than 300mV beyond the power supply can be tolerated if the input current is limited to 10mA. This limiting is easily accomplished with a small input resistor in series with the input to the comparator.

### 7.4 Device Functional Modes

The device is fully functional when powered by rail-to-rail supply voltage greater than 2.7V. The device is off at any voltages below 2.7V.

# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The TLV3201 and TLV3202 are single- and dual-supply (respectively), push-pull comparators featuring 40ns of propagation delay on only  $40\mu\text{A}$  of supply current. This combination of fast response time and minimal power consumption make the TLV3201 and TLV3202 excellent comparators for portable, battery-powered applications as well as fast-switching threshold detection such as pulse-width modulation (PWM) output monitors and zero-cross detection.

### 8.1.1 Comparator Inputs

The TLV3201 and TLV3202 are rail-to-rail input comparators, with an input common-mode range that exceeds the supply rails by 200mV for both positive and negative supplies. The devices are specified from 2.7V to 5.5V, with room temperature operation from 2.5V to 5.5V. The TLV3201 and TLV3202 are designed to prevent phase inversion when the input pins exceed the supply voltage. Figure 8-1 shows the TLV320x response when input voltages exceed the supply, resulting in no phase inversion.





Figure 8-1. No Phase Inversion: Comparator Response to Input Voltage (Propagation Delay Included)

The electrostatic discharge (ESD) protection input structure of two back-to-back diodes and  $1k\Omega$  series resistors are used to limit the differential input voltage applied to the precision input of the comparator by clamping input voltages that exceed  $V_{CC}$  beyond the specified operating conditions. If potential overvoltage conditions that exceed absolute maximum ratings are present, the addition of external bypass diodes and resistors is recommended, as shown in Figure 8-2. Large differential voltages greater than the supply voltage must be avoided to prevent damage to the input stage.



Copyright © 2016, Texas Instruments Incorporated

Figure 8-2. TLV3201 Equivalent Input structure

Product Folder Links: TLV3201 TLV3202

### 8.1.2 External Hysteresis

The TLV3201 and TLV3202 have a hysteresis transfer curve (shown in Figure 8-3) that is a function of three components:  $V_{TH}$ ,  $V_{OS}$ , and  $V_{HYST}$ .

- V<sub>TH</sub>: the actual set voltage or threshold trip voltage
- V<sub>OS</sub>: the internal offset voltage between V<sub>IN+</sub> and V<sub>IN-</sub>. This voltage is added to V<sub>TH</sub> to form the actual trip
  point at which the comparator must respond to change output states.
- V<sub>HYST</sub>: internal hysteresis (or trip window) that is designed to reduce comparator sensitivity to noise.




Figure 8-3. TLV320x Hysteresis Transfer Curve

#### 8.1.2.1 Inverting Comparator with Hysteresis

The inverting comparator with hysteresis requires a three-resistor network that is referenced to the comparator supply voltage ( $V_{CC}$ ), as shown in Figure 8-4. When  $V_{IN}$  at the inverting input is less than  $V_A$ , the output voltage is high (for simplicity, assume  $V_O$  switches as high as  $V_{CC}$ ). The three network resistors can be represented as R1 || R3 in series with R2. The lower input trip voltage ( $V_{A1}$ ) is defined by Equation 1.

$$V_{A1} = V_{CC} \times \frac{R2}{(R1 \parallel R3) + R2}$$
 (1)

When  $V_{IN}$  is greater than  $[V_A \times (V_{IN} > V_A)]$ , the output voltage is low, very close to ground. In this case, the three network resistors can be presented as R2 || R3 in series with R1. The upper trip voltage  $(V_{A2})$  is defined by Equation 2.

$$V_{A2} = V_{CC} \times \frac{R2 \parallel R3}{R1 + (R2 \parallel R3)}$$
 (2)

The total hysteresis provided by the network is defined by Equation 3.

$$\Delta V_{A} = V_{A1} - V_{A2} \tag{3}$$






Figure 8-4. TLV3201 in Inverting Configuration With Hysteresis

### 8.1.2.2 Noninverting Comparator With Hysteresis

A noninverting comparator with hysteresis requires a two-resistor network, as shown in Figure 8-5, and a voltage reference ( $V_{REF}$ ) at the inverting input. When  $V_{IN}$  is low, the output is also low. For the output to switch from low to high,  $V_{IN}$  must rise up to  $V_{IN1}$ .  $V_{IN1}$  is calculated by Equation 4.

$$V_{IN1} = R1 \times \frac{V_{REF}}{R2} \times V_{REF}$$
 (4)


When  $V_{IN}$  is high, the output is also high. In order for the comparator to switch back to a low state,  $V_{IN}$  must equal  $V_{REF}$  before  $V_A$  is again equal to  $V_{REF}$ .  $V_{IN}$  can be calculated by Equation 5.

$$V_{IN2} = \frac{V_{REF} (R1 + R2) - V_{CC} \times R1}{R2}$$
 (5)

The hysteresis of this circuit is the difference between  $V_{IN1}$  and  $V_{IN2}$ , as defined by Equation 6.

$$\Delta V_{IN} = V_{CC} \times \frac{R1}{R2}$$
 (6)





Copyright © 2016, Texas Instruments Incorporated

Figure 8-5. TLV3201 in Noninverting Configuration With Hysteresis

### 8.1.3 Capacitive Loads

The TLV3201 and TLV3202 feature a push-pull output. When the output switches, there is a direct path between  $V_{CC}$  and ground, causing increased output sinking or sourcing current during the transition. Following the transition the output current decreases and supply current returns to 40 $\mu$ A, thus maintaining low power consumption. Under reasonable capacitive loads, the TLV3201 and TLV3202 maintain specified propagation delay (see *Section 6.9*), but excessive capacitive loading under high switching frequencies may increase supply current, propagation delay, or induce decreased slew rate.



## 8.2 Typical Applications

### 8.2.1 TLV3201 Configured as an AC-Coupled Comparator

One of the benefits of AC coupling a single-supply comparator circuit is that it can block dc offsets induced by ground-loop offsets that could potentially produce either a false trip or a common-mode input violation. Figure 8-6 shows the TLV3201 configured as an ac-coupled comparator.




Figure 8-6. TLV3201 Configured as an AC-Coupled Comparator (Schematic)

#### 8.2.1.1 Design Requirements

Design requirements include:

- Ability to tolerate up to ±100mV of common-mode signal.
- Trigger only on AC signals (such as zero-cross detection).

#### 8.2.1.2 Detailed Design Procedure

Design analysis:

- AC-coupled, high-pass frequency
- · Large capacitors require longer start-up time from device power on
- Use 1µF capacitor to achieve high-pass frequency of approximately 159Hz
- For high-pass equivalent, use C<sub>IN</sub> = 0.5μF, R<sub>IN</sub> = 2kΩ
- Set up input dividers initially for one-half supply (to be in center of acceptable common-mode range).
- 2. Adjust either divider slightly upwards or downwards as desired to establish quiescent output condition.
- 3. Select coupling capacitors based on lowest expected frequency.



#### 8.2.1.3 Application Curve




Figure 8-7. AC-Coupled Comparator Results

# 8.2.2 TLV3201 and OPA320 Configured as a Fast-Response Output Current Monitor

Figure 8-8 shows a single-supply current monitor configured as a difference amplifier with a gain of 50. The OPA320 was chosen for this circuit because of its gain bandwidth (20 MHz), which allows higher speed triggering and monitoring of the current across the shunt resistor followed by the fast response of the TLV3201.




Figure 8-8. TLV3201 and OPA320 Configured as a Fast-Response Output Current Monitor

# 8.2.3 TLV3201 and TMP20 Configured as a Precision Analog Temperature Switch

Figure 8-9 shows the TMP20 and TLV3201 designed as a high-speed temperature switch. The TMP20 is an analog output temperature sensor where output voltage decreases with temperature. The comparator output is tripped when the output reaches a critical trip threshold.




Figure 8-9. TLV3201 and TMP20 Configured as a Precision Analog Temperature Switch

#### 8.3 Power Supply Recommendations

The TLV3201 and TLV3202 comparators are specified for use on a single supply from 2.7V to 5.5V (or a dual supply from  $\pm 1.35$ V to  $\pm 2.75$ V) over a temperature range of -40°C to 125°C. The device continues to function below this range, but performance is not specified. Place bypass capacitors close to the power-supply pins to reduce noise coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see *Section 8.4.1*.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

The TLV3201 and TLV3202 are fast-switching, high-speed comparators and require high-speed layout considerations. For best results, maintain the following layout guidelines.

- Use a printed-circuit board (PCB) with a good, unbroken low-inductance ground plane.
- Place a decoupling capacitor (0.1μF ceramic, surface-mount capacitor) as close as possible to V<sub>CC</sub>.
- On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from the output.
- Solder the device directly to the PCB rather than using a socket.
- For slow-moving input signals, take care to prevent parasitic feedback. A small capacitor (1000pF or less)
  placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some
  degradation to propagation delay when the impedance is low. The topside ground plane runs between the
  output and inputs.
- The ground pin ground trace runs under the device up to the bypass capacitor, shielding the inputs from the outputs.



# 8.4.2 Layout Example




Figure 8-10. TLV320x Board Layout Example

# 9 Device and Documentation Support

# 9.1 Device Support

#### 9.1.1 Development Support

#### 9.1.1.1 TINA-TI™ (Free Software Download)

TINA-TI™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

#### Note

These files require that either the TINA software (from DesignSoft<sup>™</sup>) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

#### 9.1.1.2 Universal Op Amp EVM

The Universal Op Amp EVM is a series of general-purpose, blank circuit boards that simplify prototyping circuits for a variety of IC package types. The evaluation module board design allows many different circuits to be constructed easily and quickly. Five models are offered, with each model intended for a specific package type. PDIP, SOIC, MSOP, TSSOP and SOT23 packages are all supported.

#### Note

These boards are unpopulated, so users must provide their own ICs. TI recommends requesting several op amp device samples when ordering the Universal Op Amp EVM.

#### 9.1.1.3 TI Precision Designs

TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI Precision Designs are available online at <a href="http://www.ti.com/ww/en/analog/precision-designs/">http://www.ti.com/ww/en/analog/precision-designs/</a>.

#### 9.1.1.4 WEBENCH® Filter Designer

WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows you to design, optimize, and simulate complete multistage active filter solutions within minutes.

# 9.2 Documentation Support

#### 9.2.1 Related Documentation

The following documents are relevant to using the TLV320x, and recommended for reference. All are available for download at <a href="https://www.ti.com">www.ti.com</a> unless otherwise noted.

- Frequency Dithering With the UCC28950 and TLV3201 (SLUA646)
- Frequency Dithering with the UCC28180 and TLV3201 (SLUA704)
- Comparator with Hysteresis Reference Design (TIDU020)

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



## 9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.5 Trademarks

TINA-TI™ is a trademark of Texas Insturments and DesignSoft, Inc..

DesignSoft™ is a trademark of DesignSoft, Inc.

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (December 2016) to Revision C (June 2022)	Page
Corrected transposed TLV3202 D and DGK columns in Thermal Metric table	4
Corrected typo in DGK Tja from 146.3 to 143.6 for DGK in Thermal Metric table	4
Added Input Offset Voltage for TLV3201 for 5V	<mark>5</mark>
Added 5V Switching Specifications table	
Added Input Offset Voltage for TLV3201 for 2.7V	6
Changes from Revision A (June 2012) to Revision B (December 2016)	Page
<ul> <li>Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section</li> </ul>	1
<ul> <li>Deleted Ordering Information table; see Package Option Addendum at the end of the data sheet</li> </ul>	
Changes from Revision * (March 2012) to Revision A (June 2012)	Page
Changed product status from Production Data to Mixed Status	1
Added dual channel device	1

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

www.ti.com

17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
						(4)	(5)		
TLV3201AIDBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	RAI
TLV3201AIDBVR.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	RAI
TLV3201AIDBVT	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	RAI
TLV3201AIDBVT.B	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	RAI
TLV3201AIDCKR	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	SDP
TLV3201AIDCKR.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SDP
TLV3201AIDCKRG4	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SDP
TLV3201AIDCKRG4.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SDP
TLV3201AIDCKT	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	SDP
TLV3201AIDCKT.B	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SDP
TLV3202AID	Active	Production	SOIC (D)   8	50   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL3202
TLV3202AID.B	Active	Production	SOIC (D)   8	50   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL3202
TLV3202AIDGK	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VUDC
TLV3202AIDGK.B	Active	Production	VSSOP (DGK)   8	80   TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VUDC
TLV3202AIDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VUDC
TLV3202AIDGKR.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VUDC
TLV3202AIDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL3202
TLV3202AIDR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL3202
TLV3202AIDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL3202
TLV3202AIDRG4.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TL3202

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

# PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLV3201, TLV3202:

Automotive: TLV3201-Q1, TLV3202-Q1


NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 1-Aug-2025


# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV3201AIDBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3201AIDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3201AIDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV3201AIDCKRG4	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV3201AIDCKT	SC70	DCK	5	250	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
TLV3201AIDCKT	SC70	DCK	5	250	178.0	8.4	2.4	2.5	1.2	4.0	8.0	Q3
TLV3202AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV3202AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV3202AIDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 1-Aug-2025



#### \*All dimensions are nominal

7 til dilliciololio die Hollindi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV3201AIDBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV3201AIDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV3201AIDCKR	SC70	DCK	5	3000	190.0	190.0	30.0
TLV3201AIDCKRG4	SC70	DCK	5	3000	190.0	190.0	30.0
TLV3201AIDCKT	SC70	DCK	5	250	210.0	185.0	35.0
TLV3201AIDCKT	SC70	DCK	5	250	190.0	190.0	30.0
TLV3202AIDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
TLV3202AIDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV3202AIDRG4	SOIC	D	8	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Aug-2025


# **TUBE**



\*All dimensions are nominal

All difficultions are norminal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV3202AID	D	SOIC	8	50	507	8	3940	4.32
TLV3202AID	D	SOIC	8	50	506.6	8	3940	4.32
TLV3202AID.B	D	SOIC	8	50	507	8	3940	4.32
TLV3202AID.B	D	SOIC	8	50	506.6	8	3940	4.32
TLV3202AIDGK	DGK	VSSOP	8	80	330	6.55	500	2.88
TLV3202AIDGK.B	DGK	VSSOP	8	80	330	6.55	500	2.88
TLV3202AIDR	D	SOIC	8	2500	507	8	3940	4.32
TLV3202AIDR.B	D	SOIC	8	2500	507	8	3940	4.32






### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side






NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated