



August 2000

QFET™

# FQP19N10L

## 100V LOGIC N-Channel MOSFET



### General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as high efficiency switching DC/DC converters, and DC motor control.

### Features

- 19A, 100V,  $R_{DS(on)} = 0.1\Omega$  @  $V_{GS} = 10V$
- Low gate charge ( typical 14 nC)
- Low  $C_{rss}$  ( typical 35 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating



### Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	FQP19N10L	Units
$V_{DSS}$	Drain-Source Voltage	100	V
$I_D$	Drain Current - Continuous ( $T_C = 25^\circ\text{C}$ ) - Continuous ( $T_C = 100^\circ\text{C}$ )	19	A
		13.5	A
$I_{DM}$	Drain Current - Pulsed (Note 1)	76	A
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulsed Avalanche Energy (Note 2)	220	mJ
$I_{AR}$	Avalanche Current (Note 1)	19	A
$E_{AR}$	Repetitive Avalanche Energy (Note 1)	7.5	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	6.0	V/ns
$P_D$	Power Dissipation ( $T_C = 25^\circ\text{C}$ ) - Derate above $25^\circ\text{C}$	75	W
		0.5	W/°C
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +175	°C
$T_L$	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	°C

### Thermal Characteristics

Symbol	Parameter	Typ	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	--	2.0	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink	0.5	--	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	--	62.5	°C/W

**Electrical Characteristics** $T_C = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

**Off Characteristics**

$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	100	--	--	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$ , Referenced to $25^\circ\text{C}$	--	0.09	--	V/ $^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$	--	--	1	$\mu\text{A}$
		$V_{DS} = 80\text{ V}, T_C = 150^\circ\text{C}$	--	--	10	$\mu\text{A}$
$I_{GSSF}$	Gate-Body Leakage Current, Forward	$V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$	--	--	100	nA
$I_{GSSR}$	Gate-Body Leakage Current, Reverse	$V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$	--	--	-100	nA

**On Characteristics**

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	1.0	--	2.0	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}, I_D = 9.5\text{ A}$	--	0.074	0.10	$\Omega$
		$V_{GS} = 5\text{ V}, I_D = 9.5\text{ A}$	--	0.082	0.11	$\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS} = 30\text{ V}, I_D = 9.5\text{ A}$ (Note 4)	--	15	--	S

**Dynamic Characteristics**

$C_{iss}$	Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$	--	670	870	pF
$C_{oss}$	Output Capacitance		--	160	210	pF
$C_{rss}$	Reverse Transfer Capacitance		--	35	45	pF

**Switching Characteristics**

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 50\text{ V}, I_D = 19\text{ A},$ $R_G = 25\text{ }\Omega$  (Note 4, 5)	--	14	38	ns
$t_r$	Turn-On Rise Time		--	410	830	ns
$t_{d(off)}$	Turn-Off Delay Time		--	20	50	ns
$t_f$	Turn-Off Fall Time		--	140	290	ns
$Q_g$	Total Gate Charge	$V_{DS} = 80\text{ V}, I_D = 19\text{ A},$ $V_{GS} = 5\text{ V}$  (Note 4, 5)	--	14	18	nC
$Q_{gs}$	Gate-Source Charge		--	2.9	--	nC
$Q_{gd}$	Gate-Drain Charge		--	9.2	--	nC

**Drain-Source Diode Characteristics and Maximum Ratings**

I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current		--	--	19	A
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current		--	--	76	A
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 19 A	--	--	1.5	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 19 A, dI <sub>F</sub> / dt = 100 A/μs (Note 4)	--	80	--	ns
Q <sub>rr</sub>	Reverse Recovery Charge		--	0.195	--	μC

**Notes:**

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2.  $L = 0.9\text{ mH}, I_{AS} = 19\text{ A}, V_{DD} = 25\text{ V}, R_G = 25\text{ }\Omega$ , Starting  $T_J = 25^\circ\text{C}$
3.  $I_{SD} \leq 19\text{ A}, di/dt \leq 300\text{ A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$ , Starting  $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width  $\leq 300\mu\text{s}$ , Duty cycle  $\leq 2\%$
5. Essentially independent of operating temperature

## Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

# Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


### Gate Charge Test Circuit & Waveform





### Resistive Switching Test Circuit & Waveforms



### Unclamped Inductive Switching Test Circuit & Waveforms




# Peak Diode Recovery dv/dt Test Circuit & Waveforms



Technical drawing of a 3-pin connector. The drawing shows a top view and a side view. The top view is a rectangle with a central circular hole and a smaller circular hole on the left side. The side view shows the profile of the connector with three pins. Dimensions are given in millimeters (mm) with tolerances.

Dimensions (mm):

- Overall width:  $9.90 \pm 0.20$
- Width of central hole:  $(8.70)$
- Radius of central hole:  $\phi 3.60 \pm 0.10$
- Width of left hole:  $(1.46)$
- Radius of left hole:  $\phi 1.30 \pm 0.10$
- Overall height:  $18.95 \text{ MAX.}$
- Height of main body:  $15.90 \pm 0.20$
- Height of pins:  $10.08 \pm 0.30$
- Height of top flange:  $2.80 \pm 0.10$
- Height of bottom flange:  $1.30 \pm 0.10$
- Height of top flange (side view):  $(1.70)$
- Height of bottom flange (side view):  $(1.00)$
- Height of main body (side view):  $(3.00)$
- Height of main body (side view):  $(3.70)$
- Pin width:  $1.27 \pm 0.10$
- Pin width:  $1.52 \pm 0.10$
- Pin width:  $0.80 \pm 0.10$
- Pin angle:  $(45^\circ)$
- Pin pitch:  $2.54 \text{ TYP}$
- Pin pitch tolerance:  $[2.54 \pm 0.20]$



## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE <sup>x</sup> ™	FAST <sup>r</sup> ™	QFET™	VCX™
Bottomless™	GlobalOptoisolator™	QS™	
CoolFET™	GTO™	QT Optoelectronics™	
CROSSVOLT™	HiSeC™	Quiet Series™	
DOMETM	ISOPLANAR™	SuperSOT™-3	
E <sup>2</sup> CMOS™	MICROWIRE™	SuperSOT™-6	
EnSigna™	OPTOLOGIC™	SuperSOT™-8	
FACT™	OPTOPLANAR™	SyncFET™	
FACT Quiet Series™	POP™	TinyLogic™	
FAST®	PowerTrench®	UHC™	

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.