

# 2-Mbit (128K x 16)Static RAM

#### **Features**

- Pin-and function-compatible with CY7C1011CV33
- · High speed
  - $t_{AA} = 10 \text{ ns}$
- Low active power
  - I<sub>CC</sub> = 90 mA @ 10 ns (Industrial)
- · Low CMOS standby power
  - $I_{SB2} = 10 \text{ mA}$
- Data Retention at 2.0 V
- Automatic power-down when deselected
- · Independent control of upper and lower bits
- Easy memory expansion with CE and OE features
- Available in Lead-Free 44-pin TSOP II, and 48-ball VFBGA

### **Functional Description**


The CY7C1011DV33 is a high-performance CMOS Static RAM organized as 128K words by 16 bits.

Writing to the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_{16}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{16}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the <u>address</u> pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1011DV33 is available in standard Lead-Free 44-pin TSOP II with center power and ground pinout, as well as 48-ball fine-pitch ball grid array (VFBGA) packages



#### Note

1. For guidelines on SRAM system design, please refer to the "System Design Guidelines" Cypress application note, available on the internet at www.cypress.com



### **Selection Guide**

|                              | -10 | Unit |
|------------------------------|-----|------|
| Maximum Access Time          | 10  | ns   |
| Maximum Operating Current    | 90  | mA   |
| Maximum CMOS Standby Current | 10  | mA   |

| 48-Ball VFBGA<br>(Top View)   |   |
|---|---|
| 1 2 3 4 5 6   | _ |
| $ \begin{array}{c c} \hline BLE \\ \hline OE \end{array} \begin{array}{c} A_0 \\ \hline A_1 \end{array} \begin{array}{c} A_2 \\ \hline NC \end{array} $ | Α |
| $I/Q_8$ BHE $A_3$ $A_4$ $\overline{CE}$ $I/Q_0$   | В |
| $(I/Q_9)(I/O_{10})(A_5)(A_6)(I/O_1)(I/O_2)$   | С |
| $(V_{SS})(I/O_{11})(NC)(A_7)(I/O_3)(V_{CC})$  | D |
| $(V_{CC})(I/O_{12})(NC)(A_{16})(I/O_{4})(V_{SS})$   | E |
| $(I/O_{14})$ $(I/O_{13})$ $(A_{14})$ $(A_{15})$ $(I/O_{5})$ $(I/O_{6})$   | F |
| $(I/O_{15})$ $(NC)$ $(A_{12})$ $(A_{13})$ $(\overline{WE})$ $(I/O_7)$   | G |
| $(NC)(A_8)(A_9)(A_{10})(A_{11})(NC)$  | Н |



#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage on  $\rm V_{CC}$  to Relative  $\rm GND^{[3]}$  .... –0.3V to +4.6V DC Voltage Applied to Outputs in High-Z State  $^{[3]}$  ......-0.3V to  $^{V}$  CC +0.3V

DC Input Voltage  $^{[3]}$  ......–0.3V to V  $_{\mbox{CC}}$  +0.3V

| Current into Outputs (LOW)     | 20 mA   |
|--------------------------------|---------|
| Static Discharge Voltage       | >2001V  |
| (per MIL-STD-883, Method 3015) |         |
| Latch-up Current               | >200 mA |

### **Operating Range**

| Range      | Ambient<br>Temperature | V <sub>CC</sub> |  |
|------------|------------------------|-----------------|--|
| Industrial | –40°C to +85°C         | $3.3V \pm 0.3V$ |  |

### DC Electrical Characteristics Over the Operating Range

| D                | Description                                  | To all O and disting   | _          | -10  |                       | Unit |  |
|------------------|--|--|------------|------|-----------------------|------|--|
| Parameter        | Description                                  | Test Condition   | S -        | Min. | Max.                  | Unit |  |
| V <sub>OH</sub>  | Output HIGH Voltage                          | $V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$  | 2.4        |      | V                     |      |  |
| V <sub>OL</sub>  | Output LOW Voltage                           | $V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$   |            |      | 0.4                   | V    |  |
| V <sub>IH</sub>  | Input HIGH Voltage                           |  |            | 2.0  | V <sub>CC</sub> + 0.3 | V    |  |
| V <sub>IL</sub>  | Input LOW Voltage <sup>[2]</sup>             |  |            | -0.3 | 0.8                   | V    |  |
| I <sub>IX</sub>  | Input Leakage Current                        | $GND \le V_I \le V_{CC}$   |            | -1   | +1                    | μА   |  |
| l <sub>OZ</sub>  | Output Leakage Current                       | $GND \le V_{OUT} \le V_{CC}$ , Output  | t Disabled | -1   | +1                    | μА   |  |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating                    | V <sub>CC</sub> = Max.,  | 100 MHz    |      | 90                    | mA   |  |
|                  | Supply Current                               | $f = f_{MAX} = 1/t_{RC}$   | 83 MHz     |      | 80                    |      |  |
|                  |  |  | 66 MHz     |      | 70                    |      |  |
|                  |  |  | 40 MHz     |      | 60                    |      |  |
| I <sub>SB1</sub> | Automatic CE Power-down Current —TTL Inputs  | $\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$      |            |      | 20                    | mA   |  |
| I <sub>SB2</sub> | Automatic CE Power-down Current —CMOS Inputs | $\label{eq:max.vcc} \begin{split} & \underline{\text{Max}}. \ V_{\text{CC}}, \\ & \text{CE} \geq V_{\text{CC}} - 0.3 \text{V}, \\ & V_{\text{IN}} \geq V_{\text{CC}} - 0.3 \text{V}, \\ & \text{or} \ V_{\text{IN}} \leq 0.3 \text{V}, \ \text{f} = 0 \end{split}$ |            |      | 10                    | mA   |  |

### Capacitance<sup>[3]</sup>

| Parameter        | Description       | Test Conditions                                    | Max. | Unit |
|------------------|-------------------|--|------|------|
| C <sub>IN</sub>  | Input Capacitance | $T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 3.3V$ | 8    | pF   |
| C <sub>OUT</sub> | I/O Capacitance   |  | 8    | pF   |

#### Notes


- V<sub>IL</sub> (min.) = -2.0V and V<sub>IH</sub>(max) = V<sub>CC</sub> +2V for pulse durations of less than 20 ns.
   Tested initially and after any design or process changes that may affect these parameters.



#### Thermal Resistance<sup>[3]</sup>

| Parameter       | Description                              | Test Conditions   | TSOP II | VFBGA | Unit |
|-----------------|--|---|---------|-------|------|
| $\Theta_{JA}$   | Thermal Resistance (Junction to Ambient) | Still Air, soldered on a 3 x 4.5 inch, four-layer printed circuit board | 50.66   | 27.89 | °C/W |
| Θ <sup>JC</sup> | Thermal Resistance (Junction to Case)    |   | 17.17   | 14.74 | °C/W |

### AC Test Loads and Waveforms<sup>[4]</sup>



### AC Switching Characteristics Over the Operating Range<sup>[5]</sup>

| Donomoton                                | Description                                   | _    | 10   | l lmit |
|--|---|------|------|--------|
| Parameter                                | Description                                   | Min. | Max. | Unit   |
| Read Cycle                               |   | 1    | 1    |        |
| [6]<br>power                             | V <sub>CC</sub> (typical) to the first access | 100  |      | μS     |
| RC                                       | Read Cycle Time                               | 10   |      | ns     |
| ·AA                                      | Address to Data Valid                         |      | 10   | ns     |
| Data Hold from Address Change            |   | 3    |      | ns     |
| ACE                                      | CE LOW to Data Valid                          |      | 10   | ns     |
| DOE                                      | OE LOW to Data Valid                          |      | 5    | ns     |
| LZOE                                     | OE LOW to Low-Z                               | 0    |      | ns     |
| HZOE                                     | OE HIGH to High-Z <sup>[7, 8]</sup>           |      | 5    | ns     |
| LZCE                                     | CE LOW to Low-Z <sup>[8]</sup>                | 3    |      | ns     |
| IZCE CE HIGH to High-Z <sup>[7, 8]</sup> |   |      | 5    | ns     |
| PU                                       | CE LOW to Power-up                            |      |      | ns     |
| PD                                       | CE HIGH to Power-down                         |      | 10   | ns     |

#### Notes

- 4. AC characteristics (except High-Z) are tested using the load conditions shown in (a). High-Z characteristics are tested for all speeds using the test load shown
- 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
- the power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The that the power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The theorem is the power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be at typical V<sub>CC</sub> values until the first memory access is performed. The power supply should be
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, t<sub>HZDE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZDE</sub> for any given device.




### AC Switching Characteristics Over the Operating Range<sup>[5]</sup> (continued)

| Donomotor                      | Description                        | _        | -10  | Heit |
|--------------------------------|------------------------------------|----------|------|------|
| Parameter                      | Description                        | Min.     | Max. | Unit |
| t <sub>DBE</sub>               | Byte Enable to Data Valid          |          | 5    | ns   |
| t <sub>LZBE</sub>              | Byte Enable to Low-Z               | 0        |      | ns   |
| t <sub>HZBE</sub>              | Byte Disable to High-Z             |          | 6    | ns   |
| Write Cycle <sup>[9, 10]</sup> |                                    | <u>.</u> |      |      |
| t <sub>WC</sub>                | Write Cycle Time                   | 10       |      | ns   |
| t <sub>SCE</sub>               | CE LOW to Write End                | 7        |      | ns   |
| t <sub>AW</sub>                | Address Set-up to Write End        | 7        |      | ns   |
| t <sub>HA</sub>                | Address Hold from Write End        | 0        |      | ns   |
| t <sub>SA</sub>                | Address Set-up to Write Start      | 0        |      | ns   |
| t <sub>PWE</sub>               | WE Pulse Width                     | 7        |      | ns   |
| t <sub>SD</sub>                | Data Set-up to Write End           | 5        |      | ns   |
| t <sub>HD</sub>                | Data Hold from Write End           | 0        |      | ns   |
| t <sub>LZWE</sub>              | WE HIGH to Low-Z <sup>[8]</sup>    | 3        |      | ns   |
| t <sub>HZWE</sub>              | WE LOW to High-Z <sup>[7, 8]</sup> |          | 5    | ns   |
| t <sub>BW</sub>                | Byte Enable to End of Write        | 7        |      | ns   |

### Data Retention Characteristics Over the Operating Range

| Parameter                       | Description                          | Conditions <sup>[12]</sup>  | Min.            | Max. | Unit |
|---------------------------------|--------------------------------------|---|-----------------|------|------|
| $V_{DR}$                        | V <sub>CC</sub> for Data Retention   |   | 2.0             |      | V    |
| I <sub>CCDR</sub>               | Data Retention Current               | $V_{CC} = V_{DR} = 2.0V.$   |                 | 10   | mA   |
| t <sub>CDR</sub> <sup>[3]</sup> | Chip Deselect to Data Retention Time | $V_{CC} = V_{DR} = 2.0V,$<br>$CE \ge V_{CC} - 0.3V,$<br>$V_{IN} \ge V_{CC} - 0.3V \text{ or}$ | 0               |      | ns   |
| t <sub>R</sub> <sup>[13]</sup>  | Operation Recovery Time              | $V_{IN} \leq 0.3V$  | t <sub>RC</sub> |      | ns   |

#### **Data Retention Waveform**



#### Notes

- 9. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates
- 10. The minimum write cycle time for Write Cycle No. 4 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

  11. Device is continuously selected. OE, CE, BHE and/or BHE = V<sub>IL</sub>.


- 12. No input may exceed V<sub>CC</sub> + 0.3V.

  13. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 50 μs or stable at V<sub>CC(min.)</sub> ≥ 50 μs




### **Switching Waveforms**

Read Cycle No. 1<sup>[11, 14]</sup>



Read Cycle No. 2(OE Controlled)[14, 15]



Notes


14. WE is HIGH for read cycle.

15. Address valid prior to or coincident with CE transition LOW.




### Switching Waveforms (continued)

Write Cycle No. 1(CE Controlled)[16, 17]



### Write Cycle No. 2 (BLE or BHE Controlled)




<sup>16.</sup> Data I/O is high-impedance if  $\overline{OE}$  or  $\overline{BHE}$  and/or  $\overline{BLE}$  =  $V_{IH}$ .

17. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.




### Switching Waveforms (continued)

## Write Cycle No. 3 (WE Controlled, OE HIGH During Write)[16, 17]



## Write Cycle No. 4 (WE Controlled, OE LOW)



#### Note

<sup>18.</sup> During this period the I/Os are in the output state and input signals should not be applied.



### **Truth Table**


| CE | OE | WE | BLE | BHE | I/O <sub>0</sub> –I/O <sub>7</sub> | I/O <sub>8</sub> -I/O <sub>15</sub> | Mode                       | Power                      |
|----|----|----|-----|-----|------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Н  | Χ  | Χ  | Χ   | Χ   | High-Z                             | High-Z                              | Power-down                 | Standby (I <sub>SB</sub> ) |
| L  | L  | Н  | L   | Ш   | Data Out                           | Data Out                            | Read All Bits              | Active (I <sub>CC</sub> )  |
| L  | L  | Н  | L   | Н   | Data Out                           | High-Z                              | Read Lower Bits Only       | Active (I <sub>CC</sub> )  |
| L  | L  | Н  | Н   | L   | High-Z                             | Data Out                            | Read Upper Bits Only       | Active (I <sub>CC</sub> )  |
| L  | Χ  | L  | L   | L   | Data In                            | Data In                             | Write All Bits             | Active (I <sub>CC</sub> )  |
| L  | Χ  | L  | L   | Н   | Data In                            | High-Z                              | Write Lower Bits Only      | Active (I <sub>CC</sub> )  |
| L  | Χ  | L  | Н   | L   | High-Z                             | Data In                             | Write Upper Bits Only      | Active (I <sub>CC</sub> )  |
| L  | Н  | Н  | Χ   | Χ   | High-Z                             | High-Z                              | Selected, Outputs Disabled | Active (I <sub>CC</sub> )  |

### **Ordering Information**

| Speed<br>(ns) | Ordering Code       | Package<br>Diagram | Package Type             | Operating<br>Range |
|---------------|---------------------|--------------------|--------------------------|--------------------|
| 10            | CY7C1011DV33-10ZSXI | 51-85087           | 44-pin TSOP II (Pb-Free) | Industrial         |
|               | CY7C1011DV33-10BVI  | 51-85150           | 48-ball VFBGA            |                    |
|               | CY7C1011DV33-10BVXI |                    | 48-ball VFBGA (Pb-Free)  |                    |


Please contact your local Cypress sales representative for availability of these parts

Package Diagrams Figure 1. 44-Pin TSOP II (51-85087)





# Package Diagrams (continued) Figure 2. 48-Ball VFBGA (6 x 8 x 1 mm) (51-85150)



All products and company names mentioned in this document may be the trademarks of their respective holders.



## **Document History**

| Document Title: CY7C1011DV33 2-Mbit (128K x 16)Static RAM<br>Document Number: 38-05609 |         |            |                    |   |
|--|---------|------------|--------------------|---|
| REV.   | ECN NO. | Issue Date | Orig. of<br>Change | Description of Change   |
| **   | 250650  | See ECN    | RKF                | New Data Sheet  |
| *A   | 399070  | See ECN    | NXR                | Changed from Advance to Preliminary Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed TQFP Package from product offering Removed –15 speed bin Corrected DC voltage limits in maximum ratings section from –0.5 to –0.3V and V <sub>CC</sub> +0.5V to V <sub>CC</sub> +0.3V Redefined I <sub>CC</sub> values for Com'l and Ind'l temperature ranges I <sub>CC</sub> (Com'l): Changed from 100, 80 and 70 mA to 90, 80 and 75 mA for 8, 10 and 12ns speed bins respectively I <sub>CC</sub> (Ind'l): Changed from 80 and 70 mA to 90 and 85 mA for 10 and 12ns speed bins respectively Modified Note# 4 on AC Test Loads Added Static Discharge Voltage and latch-up current spec Added V <sub>IH(max</sub> ) spec in Note# 2 Changed reference voltage level for measurement of Hi-Z parameters from ±500 mV to ±200 mV Added Data Retention Characteristics Table and footnote on t <sub>R</sub> Added Write Cycle (WE Controlled, OE HIGH During Write) Timing Diagram Changed package name for 44-pin TSOP II from Z to ZS Added 8 ns parts in the Ordering Information table Shaded Ordering Information Table |
| *B   | 459073  | See ECN    | NXR                | Converted Preliminary to Final. Removed –8 and –12 Speed bins Removed Commercial Operating Range from product offering. Changed the description of I <sub>IX</sub> from "Input Load Current" to "Input Leakage Current" Updated the Thermal Resistance table. Changed t <sub>HZBE</sub> from 5 ns to 6 ns. Updated footnote #7 on High-Z parameter measurement Added footnote #12. Updated the Ordering Information and replaced Package Name column with Package Diagram in the Ordering Information table.  |
| *C   | 480177  | See ECN    | VKN                | Added -10BVI product ordering code in the Ordering Information table.   |